



# CP3005

User Guide Rev. 1.8 Doc. ID: 1064-4245



This page has been intentionally left blank

# CP3005 – USER GUIDE

### Disclaimer

Kontron would like to point out that the information contained in this user guide may be subject to alteration, particularly as a result of the constant upgrading of Kontron products. This document does not entail any guarantee on the part of Kontron with respect to technical processes described in the user guide or any product characteristics set out in the user guide. Kontron assumes no responsibility or liability for the use of the described product(s), conveys no license or title under any patent, copyright or mask work rights to these products and makes no representations or warranties that these products are free from patent, copyright or mask work right infringement unless otherwise specified. Applications that are described in this user guide are for illustration purposes only. Kontron makes no representation or warranty that such application will be suitable for the specified use without further testing or modification. Kontron expressly informs the user that this user guide only contains a general description of processes and instructions which may not be applicable in every individual case. In cases of doubt, please contact Kontron.

This user guide is protected by copyright. All rights are reserved by Kontron. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), without the express written permission of Kontron. Kontron points out that the information contained in this user guide is constantly being updated in line with the technical alterations and improvements made by Kontron to the products and thus this user guide only reflects the technical status of the products by Kontron at the time of publishing.

Brand and product names are trademarks or registered trademarks of their respective owners.

©2021 by Kontron Europe GmbH

Kontron Europe GmbH

Gutenbergstraße 2 85737 Ismaning Germany <u>www.kontron.com</u>

### Intended Use

THIS DEVICE AND ASSOCIATED SOFTWARE ARE NOT DESIGNED, MANUFACTURED OR INTENDED FOR USE OR RESALE FOR THE OPERATION OF NUCLEAR FACILITIES, THE NAVIGATION, CONTROL OR COMMUNICATION SYSTEMS FOR AIRCRAFT OR OTHER TRANSPORTATION, AIR TRAFFIC CONTROL, LIFE SUPPORT OR LIFE SUSTAINING APPLICATIONS, WEAPONS SYSTEMS, OR ANY OTHER APPLICATION IN A HAZARDOUS ENVIRONMENT, OR REQUIRING FAIL-SAFE PERFORMANCE, OR IN WHICH THE FAILURE OF PRODUCTS COULD LEAD DIRECTLY TO DEATH, PERSONAL INJURY, OR SEVERE PHYSICAL OR ENVIRONMENTAL DAMAGE (COLLECTIVELY, "HIGH RISK APPLICATIONS").

You understand and agree that your use of Kontron devices as a component in High Risk Applications is entirely at your risk. To minimize the risks associated with your products and applications, you should provide adequate design and operating safeguards. You are solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning your products. You are responsible to ensure that your systems (and any Kontron hardware or software components incorporated in your systems) meet all applicable requirements. Unless otherwise stated in the product documentation, the Kontron device is not provided with error-tolerance capabilities and cannot therefore be deemed as being engineered, manufactured or setup to be compliant for implementation or for resale as device in High Risk Applications. All application and safety related information in this document (including application descriptions, suggested safety measures, suggested Kontron products, and other materials) is provided for reference only.

#### **A**CAUTION

Handling and operation of the product is permitted only for trained personnel within a work place that is access controlled. Please follow the "General Safety Instructions" supplied with the system.

#### NOTICE

You find the most recent version of the "General Safety Instructions" online in the download area of this product.

# **Revision History**

Revision	Brief Description of Changes	Date of Issue	Author
1.0	Initial Issue	2020-Mar-24	hjs
1.1	memory and temperature modifications	2020-Apr-14	hjs
1.2	added temperature diagrams	2020-May-07	hjs
1.3	Power consumption, new drawings in chapter 12.3	2020-June-23	hjs
1.4	BIOS and UEFI chapter changed	2020-July-09	hjs
1.5	Register CTRL1 in chapter 4.3.4and SATA connector in chapter 7.6.6, ECC for Celeron processor	2020-July-20	hjs
1.6	Performance for Celeron added in chapter 5.5, ECC added for processors	2020-July-27	hjs
1.7	Notice on battery module in chapter 7.1, WIBU chip in chapter 2.6	2020-August-24	hjs
1.8	Word2016 issues, chapter CPCI connector added, CP3005-V introduced	2021-March-23	hjs

# **Terms and Conditions**

Kontron warrants products in accordance with defined regional warranty periods. For more information about warranty compliance and conformity, and the warranty period in your region, visit <u>http://www.kontron.com/terms-and-conditions</u>.

Kontron sells products worldwide and declares regional General Terms & Conditions of Sale, and Purchase Order Terms & Conditions. Visit <u>http://www.kontron.com/terms-and-conditions</u>.

For contact information, refer to the corporate offices contact information on the last page of this user guide or visit our website <u>CONTACT US</u>.

# **Customer Support**

Find Kontron contacts by visiting: <u>https://www.kontron.de/support-and-services</u>.

# **Customer Service**

As a trusted technology innovator and global solutions provider, Kontron extends its embedded market strengths into a services portfolio allowing companies to break the barriers of traditional product lifecycles. Proven product expertise coupled with collaborative and highly-experienced support enables Kontron to provide exceptional peace of mind to build and maintain successful products.

For more details on Kontron's service offerings such as: enhanced repair services, extended warranty, Kontron training academy, and more visit <u>http://www.kontron.com/support-and-services/services</u>.

# **Customer Comments**

If you have any difficulties using this user guide, discover an error, or just want to provide some feedback, contact <u>Kontron support</u>. Detail any errors you find. We will correct the errors or problems as soon as possible and post the revised user guide on our website.

# Symbols

The following symbols may be used in this user guide

	DANGER indicates a hazardous situation which, if not avoided, will result in death or serious injury.
AWARNING	WARNING indicates a hazardous situation which, if not avoided.
	could result in death or serious injury.
NOTICE	NOTICE indicates a property damage message
<b>A</b> CAUTION	CAUTION indicates a hazardous situation which, if not avoided, may result in minor or moderate injury.
^	Flastric Shaskl
4	This symbol and title warn of hazards due to electrical shocks (> 60 V) when touching products or parts of products. Failure to observe the precautions indicated and/or prescribed by the law may endanger your life/health and/or result in damage to your material.
	ESD Sensitive Device
	This symbol and title inform that the electronic boards and their components are sensitive to static electricity. Care must therefore be taken during all handling operations and inspections of this product in order to ensure product integrity at all times.
	HOT Surface! Do NOT touch! Allow to cool before servicing.
	Laser! This symbol inform of the risk of exposure to laser beam and light emitting devices (LEDs) from an electrical device. Eye protection per manufacturer notice shall review before servicing.
i	This symbol indicates general information about the product and the user guide.
	This symbol also indicates detail information about the specific product configuration.
÷@÷	This symbol precedes helpful hints and tips for daily use.

# For Your Safety

Your new Kontron product was developed and tested carefully to provide all features necessary to ensure its compliance with electrical safety requirements. It was also designed for a long fault-free life. However, the life expectancy of your product can be drastically reduced by improper treatment during unpacking and installation. Therefore, in the interest of your own safety and of the correct operation of your new Kontron product, you are requested to conform with the following guidelines.

### **High Voltage Safety Instructions**

As a precaution and in case of danger, the power connector must be easily accessible. The power connector is the product's main disconnect device.

Warning All operations on this product must be carried out by sufficiently skilled personnel only.

### 



Before installing a non hot-swappable Kontron product into a system always ensure that your mains power is switched off. This also applies to the installation of piggybacks. Serious electrical shock hazards can exist during all installation, repair, and maintenance operations on this product. Therefore, always unplug the power cable and any other cables which provide external voltages before performing any work on this product.

Earth ground connection to vehicle's chassis or a central grounding point shall remain connected. The earth ground cable shall be the last cable to be disconnected or the first cable to be connected when performing installation or removal procedures on this product.

### Special Handling and Unpacking Instruction

**Electric Shock!** 



ESD Sensitive Device!

Electronic boards and their components are sensitive to static electricity. Therefore, care must be taken during all handling operations and inspections of this product, in order to ensure product integrity at all times.

Do not handle this product out of its protective enclosure while it is not used for operational purposes unless it is otherwise protected.

Whenever possible, unpack or pack this product only at EOS/ESD safe work stations. Where a safe work station is not guaranteed, it is important for the user to be electrically discharged before touching the product with his/her hands or tools. This is most easily done by touching a metal part of your system housing.

It is particularly important to observe standard anti-static precautions when changing piggybacks, ROM devices, jumper settings etc. If the product contains batteries for RTC or memory backup, ensure that the product is not placed on conductive surfaces, including anti-static plastics or sponges. They can cause short circuits and damage the batteries or conductive circuits on the product.

### Lithium Battery Precautions

**ACAUTION** 

If your product is equipped with a lithium battery, take the following precautions when replacing the battery.

Danger of explosion if the battery is replaced incorrectly.

- Replace only with same or equivalent battery type recommended by the manufacturer.
- Dispose of used batteries according to the manufacturer's instructions.

## **General Instructions on Usage**

In order to maintain Kontron's product warranty, this product must not be altered or modified in any way. Changes or modifications to the product, that are not explicitly approved by Kontron and described in this user guide or received from Kontron Support as a special handling instruction, will void your warranty.

This product should only be installed in or connected to systems that fulfill all necessary technical and specific environmental requirements. This also applies to the operational temperature range of the specific board version that must not be exceeded. If batteries are present, their temperature restrictions must be taken into account.

In performing all necessary installation and application operations, only follow the instructions supplied by the present user guide.

Keep all the original packaging material for future storage or warranty shipments. If it is necessary to store or ship the product then re-pack it in the same manner as it was delivered.

Special care is necessary when handling or unpacking the product. See Special Handling and Unpacking Instruction.

# Quality and Environmental Management

Kontron aims to deliver reliable high-end products designed and built for quality, and aims to complying with environmental laws, regulations, and other environmentally oriented requirements. For more information regarding Kontron's quality and environmental responsibilities, visit <u>http://www.kontron.com/about-kontron/corporate-responsibility/quality-management</u>.

### **Disposal and Recycling**

Kontron's products are manufactured to satisfy environmental protection requirements where possible. Many of the components used are capable of being recycled. Final disposal of this product after its service life must be accomplished in accordance with applicable country, state, or local laws or regulations.

### WEEE Compliance

The Waste Electrical and Electronic Equipment (WEEE) Directive aims to:

- Reduce waste arising from electrical and electronic equipment (EEE)
- Make producers of EEE responsible for the environmental impact of their products, especially when the product become waste
- Encourage separate collection and subsequent treatment, reuse, recovery, recycling and sound environmental disposal of EEE
- Improve the environmental performance of all those involved during the lifecycle of EEE



Environmental protection is a high priority with Kontron. Kontron follows the WEEE directive You are encouraged to return our products for proper disposal.

# Table of Contents

Symb	ools	7
For Yo	our Safety	8
High \	Voltage Safety Instructions	
Specia	al Handling and Unpacking Instruction	8
Lithiu	ım Battery Precautions	9
Gener	ral Instructions on Usage	9
Qualit	ty and Environmental Management	9
Dispo	osal and Recycling	9
WEEE	E Compliance	9
Table	e of Contents	10
List of	f Tables	13
List of	f Figures	14
1/	Introduction	16
2/	System Expansion Capabilities	18
2.1. M	IMEXT05 Module 8 Horizontal Pitches (HP)	18
2.2. M	1MEXT-XMC02 Module (8HP)	18
2.2.1.	CP-RIO3-04 Rear I/O Module (4HP/8HP) and CP-RIO3-04S	18
2.2.2.	SATA SSD Flash Module	18
2.3. B	llock Diagram	19
2.4. Fi	ront Panel	20
2.5. Bo	oard Layout	21
2.6. Te	echnical Specification	23
2.7. St	tandards	25
3/	Functional Description	27
3.1. Pr	rocessor	27
3.2. In	ntegrated Processor Graphics Controller	27
3.3. Cl	hipset	28
3.4. S	ystem Memory	28
3.5. W	Vatchdog Timer	28
3.6. Bi	lattery	29
3.7. Fl	lash Memory	29
3.7.1. 9	SPI Boot Flash for uEFI BIOS	29
3.7.2.	M.2 Flash Module	29
3.8. Ti	rusted Platform Module	29
3.9. B	loard Interfaces	
3.9.1.	CompactPCI Interface	
3.9.1.1	1. Board Functionality when Installed in System Slot	
3.9.1.2	2. Board Functionality when Installed in Peripheral Slot (Passive Mode)	
3.9.1.3	3. Front/Rear I/O Configuration	
3.9.1.4	4. Board Insertion/Replacement under Power	
3.9.1.5	5. Power Ramping	
3.9.1.6	6. ENUM# Interrupt	
3.9.Z.	CompactPCI Connectors J1 and J2	
3.9.Z.1	1. CompactPCI Connector Keying	
3.9.2.2	2. CompactPCI Connectors JT and J2 Pinouts	
3.9.2.3	3. Optional Kear I/O Interface	
3.9.3.	Front Panel LEDs	

3.9.3.1. System Status LEDs	38
3.9.3.2. General Purpose LEDs	39
3.9.4. USB Interfaces	40
3.9.5. VGA Interface	40
3.9.6. Serial Ports	40
3.9.7. Gigabit Ethernet	40
3.9.8. SATA Interfaces	41
3.9.9. Debug Interface	41
4/ Configuration	42
4.1. DIP Switch Configuration	42
4.2. System Write Protection	42
4.3. CP3005-Specific Registers	43
4.3.1. Status Register 0 (STAT0)	43
4.3.2. Status Register 1 (STAT1)	44
4.3.3. Control Register 0 (CTRL0)	45
4.3.4. Control Register 1 (CTRL1)	45
4.3.5. Device Protection Register (DPROT)	46
4.3.6. Reset Status Register (RSTAT)	47
4.3.7. Board Interrupt Configuration Register (BICFG)	48
4.3.8. Status Register 2 (STAT2)	48
4.3.9. Board ID High-Byte Register (BIDH)	49
4.3.10. Board and PLD Revision Register (BREV)	49
4.3.11. Geographic Addressing Register (GEOAD)	50
4.3.12. Watchdog Timer Control Register (WTIM)	50
4.3.13. Board ID Low-Byte Register (BIDL)	52
4.3.14. LED Configuration Register (LCFG)	52
4.3.15. LED Control Register (LCTRL)	53
4.3.16. General Purpose Output Register (GPOUT)	53
4.3.17. General Purpose Input Register (GPIN)	54
5/ Power Considerations	55
5.1. CP3005 Voltage Ranges	55
5.2. Start-Up Requirement	55
5.3. Power-Up Sequence	55
5.4. Regulation	55
5.5. Power Consumption	56
5.6. Battery-free Operation	58
5.7. Maximum Power Consumption of XMC Modules	58
5.8. Current Limits	58
6/ Thermal Considerations	59
6.1. How to read the Temperature Diagrams	59
6.1.1. Volumetric flow rate	59
6.1.2. Airflow	59
7/ MMEXT05 Extension Module	62
7.1. Overview	62
7.2. Technical Specifications	63
7.3. MMEXT05 Module Functional Block Diagram	64
7.4. Front Panel of the CP3005 with MMEXT05 Module	65
7.5. MMEXIUS Module Layout	66
/.b. Module Interfaces	67

7.6.1. DisplayPort Interfaces	67
7.6.2. Gigabit Ethernet Interface	67
7.6.3. USB Interface	67
7.6.4. Serial Port (J8)	67
7.6.5. M.2 Interface (J3)	68
7.6.6. SATA Interface (J6)	68
8/ MMEXT-XMC02 Extension Module	69
8.1. Overview	69
8.2. Technical Specifications	69
8.3. MMEXT-XMC02 Module Functional Block Diagram	70
8.4. Front Panel of the CP3005 with MMEXT-XMC02 Module	71
8.5. MMEXT-XMC02 Module Layout	72
8.6. Module Interfaces	73
8.6.1. M.2 Interface (J2)	73
8.6.2. XMC Interface	73
9/ CP-RIO3-04 4HP and CP-RIO3-04 8HP Rear Transition Modules	74
9.1. Overview	74
9.2. Technical Specifications	74
9.3. Front Panels	75
9.4. CP-RIO3-04 Rear Transition Module Layout	76
9.5. Module Interfaces	77
9.5.1. USB Interfaces	77
9.5.2. VGA Interface	77
9.5.3. Gigabit Ethernet Interface	77
9.5.4. COM Interface	77
9.5.5. Peripheral Control Interface	
9.5.6. SATA Interfaces	
9.5.7. Rear I/O Interface on CompactPCI Connector rJ2	79
10/ CP-RIO3-04S Rear Transition Module	81
10.1. Overview	81
11/ SATA SSD Flash Module	82
12/ Installation	83
12.1. Safety	83
12.2. Board Installation	83
12.2.1. Standard Board Insertion	83
12.2.2. Standard Board Removal	84
12.3. Installation of CP3005 Peripheral Devices	85
12.3.1. Installation of External SATA Devices	
12.3.2. 2.5" HDD/SSD Installation	
12.3.3. XMC Module Installation	88
12.3.4. SATA M.2 Card Installation	91
12.3.4.1. Preparation of M.2 Mounting	91
12.3.4.2. Removing a M.2 Card	93
12.3.4.3. Installing a M.2 Card	93
12.3.5. Rear I/O Device Installation	94
12.4. Battery Replacement	94
13/ uEFI BIOS	95
13.1. Starting the uEFI BIOS	95
13.2. Setup Menus	96

13.2.1. Main Setup Menu	96	
13.2.2. Advanced Setup Menu		
13.2.3. Chipset Menu		
13.2.4. Security Setup Menu		
13.2.5. Remember the Password		
13.2.6. Boot Setup Menu		
13.2.7. Save & Exit Setup Menu		
13.3. The uEFI Shell		
13.3.1. Introduction, Basic Operation		
13.3.1.1. Entering the uEFI Shell		
13.3.1.2. Exiting the uEFI Shell		
13.3.1.3. Kontron-Specific uEFI Shell Commands		
13.4. uEFI Shell Scripting		
13.4.1. Startup Scripting		
13.4.2. Create a Startup Script		
13.4.3. Examples of Startup Scripts		
13.4.3.1. Automatic Booting from USB Flash Drive		
13.4.3.2. Execute Shell Script on Other Harddrive		
13.4.3.3. Enable Watchdog and Control PXE Boot		
13.4.3.4. Handling the Startup Script in the SPI Boot Flash	110	
13.5. Updating the uEFI BIOS	110	
13.5.1. Updating Procedure	110	
13.5.2. uEFI BIOS Recovery	110	
13.5.3. Determining the Active Flash	111	
14/ Technical Support	112	
14.1. Warranty	112	
14.2. Returning Defective Merchandise		
Appendix A: List of Acronyms1		
About Kontron – Member of the S&T Group	115	

# List of Tables

Table 1: CP3005 Main Specifications	23
Table 2: CP3005 Main Standards	25
Table 3: Features of the Processors Supported on the CP3005	27
Table 4: Features of the Processors Graphics	27
Table 5: CM246 Features	28
Table 6: System Memory	28
Table 7: CompactPCI Connector J1 System Slot Pinout	
Table 8: CompactPCI Connector J1 Peripheral Slot Pinout	34
Table 9: CompactPCI Connector J2 Pinout (CP3005 Front I/O Vers.)	35
Table 10: Rear I/O CompactPCI Connector J2 Pinout (CP3005 Rear I/O Vers.)	
Table 11: CompactPCI Rear I/O Connector J2 Signals	
Table 12: GPIO Signal Description	
Table 13: System Status LEDs Function on the CP3005	
Table 14: General Purpose LEDs Function	
Table 15: POST Code Sequence	
Table 16: POST Code Example	
Table 17: DIP Switch SW1 Functionality	42
Table 18: CP3005-Specific Registers	43
Table 19: Status Register 0 (STAT0)	43

Table 20: Status Register 1 (STAT1)	
Table 21: Control Register 0 (CTRL0)	
Table 22: Control Register 1 (CTRL1)	
Table 23: Device Protection Register (DPROT)	
Table 24: Reset Status Register (RSTAT)	
Table 25: Board Interrupt Configuration Register (BICFG)	
Table 26: Status Register 2 (STAT2)	
Table 27: Board ID High-Byte Register (BIDH)	
Table 28: Board and PLD Revision Register (BREV)	
Table 29: Geographic Addressing Register (GEOAD)	
Table 30: Watchdog Timer Control Register (WTIM)	
Table 31: Board ID Low-Byte Register (BIDL)	
Table 32: LED Configuration Register (LCFG)	
Table 33: LED Control Register (LCTRL)	
Table 34: General Purpose Output Register (GPOUT)	
Table 35: General Purpose Input Register (GPIN)	
Table 36: DC Operational Input Voltage Range	
Table 37: Workload uEFI Shell	
Table 38: Workload Idle (Win 10)	
Table 39: Workload Typical	
Table 40: Workload Maximum	
Table 41: XMC Module Current	
Table 42: MMEXT05 Module Specifications	
Table 43: Watchdog (WD) and Overtemperature (TH) Status LEDs	
Table 44: Integral Ethernet LEDs	
Table 45: General Purpose LEDs	
Table 46: Serial Port Connector J8 Pinout	
Table 47: MMEXT-XMC02 Module Specifications	
Table 48: Watchdog (WD) and Overtemperature (TH) Status LEDs	
Table 49: Integral Ethernet LEDs	
Table 50: General Purpose LEDs	
Table 51: CP-RIO3-04 Rear Transition Module Specifications	
Table 52: Serial Port Connectors J2 (COMB) and J3 (COMA) Pinout	
Table 53: Peripheral Control Connector J13 Pinout	
Table 54: Rear I/O CompactPCI Connector rJ2 Pinout	
Table 55: Rear I/O Signal Description	
Table 56: Navigation	
Table 57: Main Setup Menu Sub-Screens and Functions	
Table 58: Advanced Setup Menu Sub-Screens and Functions	
Table 59: Chipset Menu Functions	
Table 60: Security Setup Menu Functions	
Table 61: Modes of Security	
Table 62: Boot Setup Menu Sub-Screens and Functions	
Table 63: Save & Exit Setup Menu Sub-Screens and Functions	
I able 64: Kontron-Specific uEFI Shell Commands	

# List of Figures

Figure 1: CompactPCI-Board CP30051	7
Figure 2: Block Diagram	9
Figure 3: 4HP CP3005 Front Panel with LED Status20	C
Figure 4: 4HP CP3005 Board Layout (Top View) without heatspreader2	1
Figure 5: 4HP CP3005 Board Layout (Bottom View)2	2
Figure 6: CPCI Connectors J1/J2	2
Figure 7: DIP Switch SW1	2
Figure 8: Ambient Temperature for Core i5-8400H Processor, measured by Intel PTU Tool Coffee Lake H 1.460	C

Figure 9: Ambient Temperature for Xeon® E-2176M Processor, measured by Intel PTU Tool Coffee Lake H 1.4	60
Figure 10: Ambient Temperature for i3-9100HL Processor, measured by Intel PTU Tool Coffee Lake H 1.7	61
Figure 11: Ambient Temperature for Xeon® E-2276ML Processor, measured by Intel PTU Tool Coffee Lake H 1.	.761
Figure 12: MMEXT05 Module Functional Block Diagram	64
Figure 13: Front Panel of the 8HP CP3005 with MMEXT05 Module	65
Figure 14: MMEXT05 Module Layout for 8HP Board Version (Top View)	66
Figure 15: Serial Port Connector J8	67
Figure 16: M.2 Connector	68
Figure 17: SATA Connector	68
Figure 18: MMEXT-XMC02 Module Functional Block Diagram	70
Figure 19: Front Panel of the 8HP CP3005 with MMEXT-XMC02 Module	71
Figure 20: MMEXT-XMC02 Module Layout for 8HP Board Version (Top View)	72
Figure 21: MMEXT-XMC02 Module Layout for 8HP Board Version (Bottom View)	72
Figure 22: M.2 Connector	73
Figure 23: XMC Interface	73
Figure 24: CP-RIO3-04 4HP and 8HP Front Panels	75
Figure 25: CP-RIO3-04 4HP Rear Transition Module Layout	
Figure 26: CP-RIO3-04 8HP Rear Transition Module Layout	77
Figure 27: Rear I/O CompactPCI Connector rJ2	
Figure 28: M.2 Connector	82
Figure 29: 4HP CP3005 with mSATA Flash Module	
Figure 30: HP CP3005 with MMEXT05 Module	
Figure 31: CP3005 8HP with MMEXT-XMC02 Module	
Figure 32: Screws Securing the Front Panel and the MMEXT-XMC02 to the CP3005	
Figure 33: Screws Securing the XMC Module to the MMEXT-XMC02 Extension Module	
Figure 34: CP3005 Board with MMEXT-XMC02 Extension Module and XMC Module	
Figure 35: CP3005 with Front Panel, MMEXT-XMC02 Extension Module and XMC Module	90
Figure 36: Battery Module (1) with washer (2)	92
Figure 37: Battery Module with two screws (3) and two washers (2)	92
Figure 38: Removing a M.2 Card	93
Figure 39: Installing a M.2 Card	94
Figure 40: Main Setup	
Figure 41: Advanced Setup	
Figure 42: Chipset Menu	
Figure 43: Security Setup	
Figure 44: Boot Setup	105
Figure 45: Save <b>&amp;</b> Exit Setup	

# 1/ Introduction

The CP3005 is a highly integrated 3U CompactPCI<sup>®</sup> processor board series based on the 8thand 9th generation Intel<sup>®</sup> Core<sup>™</sup> and Xeon<sup>®</sup> processors in combination with the appropriate Chipset.

CP3005-SA "standard air cooled" variants are equipped with four or six core processors and offer extraordinary performance-per-watt values and highest graphics performance. "Extended temperature" versions are available with reduced performance and wattage.

CP3005-V "Value line" variants are targeting cost sensitive applications, based on a two core Celeron processor.

Key Feature Overview:

- ▶ 3U CompactPCI CPU blade with 2, 4 or 6- core CPU options
- Based on 8th and 9th Gen Intel® Core™ technology
- Processors are
  - Xeon® E-2176M, 6C, 2.7 GHz, 45 W, ECC
  - ▶ Core<sup>™</sup> i5-8400H, 4C, 2.5 GHz, 45 W
  - Xeon® E-2276ML, 6C, 2.0 GHz, 25 W, ECC
  - Core<sup>™</sup> i3-9100HL, 4C, 1.6 GHz, 25 W, ECC
  - Celeron<sup>®</sup> G4930E, 2C, 2.4 GHz, 35 W, ECC
- ▶ Up to 32 GB DDR4-2400/2666 memory via 2x SODIMM sockets
- M.2 module options for onboard data storage
- TPM support
- Up to 3x Gigabit Ethernet
- extended temperature range versions
- Up to 3x independent graphics outputs
- SATA Gen 3 & USB 3.0 support
- > Two High Speed Extension connectors for easy customization
- Support of "Controllable TDP" SW feature

The board is offered with various board support packages including Windows, VxWorks and Linux operating systems. For further information concerning the operating systems available for the CP3005, please contact Kontron.

### Figure 1: CompactPCI-Board CP3005



# 2/ System Expansion Capabilities

### 2.1. MMEXT05 Module 8 Horizontal Pitches (HP)

The MMEXT05 module for the 8HP CP3005 version provides various I/O ports. On the front panel, it includes two DisplayPort connectors, one Gigabit Ethernet port, one USB 3.0 port, and one RS-232 COM port. Onboard ports include one SATA connector for SATA 2.5" HDD or SSD devices as well as a M.2 socket for a SATA SSD flash (type: 2242). For further information about the MMEXT05 module, refer to Chapter 7/.

### 2.2. MMEXT-XMC02 Module (8HP)

The MMEXT-XMC02 module for the 8HP CP3005 version provides one XMC mezzanine interface for support of one x8, x4 or x1 PCI Express 2.0 XMC module. Support of one XMC module with two x4 or x1 PCI Express 2.0 interfaces is also provided upon request. In addition, the MMEXT-XMC02 module provides a M.2 socket for a SATA SSD flash (type: 2280).

For further information about the MMEXT-XMC02 module, refer to Chapter 8/.

### 2.2.1. CP-RIO3-04 Rear I/O Module (4HP/8HP) and CP-RIO3-04S

The CP-RIO3-04 rear I/O module has been designed for use with the CP3005 board from Kontron and provides comprehensive rear I/O functionality.

For further information about the CP-RIO3-04 rear I/O module with 4HP, refer to Chapter 9/.

For further information about the CP-RIO3-04 rear I/O module with 8HP, refer to Chapter 9/.

For further information about the CP-RIO3-04S rear I/O module, refer to Chapter 10/.

### 2.2.2. SATA SSD Flash Module

CP3005 provides support for SATA SSD Flash memory in combination with an optional M.2 storage device, connected to a respective onboard connector. Market available M.2 devices of suitable size and keying currently provide storage capacities of 32 GB up to 1 TB. The feature is available for 4HP as well as 8HP versions of CP3005. For further information about the SATA Flash module, refer to Chapter 11/.

### 2.3. Block Diagram

The following diagram provides additional information concerning board functionality and component layout.

#### Figure 2: Block Diagram



### 2.4. Front Panel

#### Figure 3: 4HP CP3005 Front Panel with LED Status



System Status LEDs			
TH (red/green):	Temperature Status		
WD (green):	Watchdog Status		
General Purpose LEDs			
LED30 (red/green	n/red+green): General Purpose / POST Code		
Note: If the Ger	neral Purpose LEDs 30 are lit red during boot-up,		
a failure is indicated before the uEFI BIOS has started.			
Integral Ethernet LEDs			
ACT (green):	Ethernet Link/Activity		
SPEED (orange):	1000BASE-T Ethernet Speed		
SPEED (green):	100BASE-TX Ethernet Speed		
SPEED (off) + ACT of	on: 10BASE-T Ethernet Speed		

### 2.5. Board Layout

Figure 4: 4HP CP3005 Board Layout (Top View) without heatspreader



Number	Item	Number	Item
1	Processor	5	M.2 Card
2	SO-DIMM Sockets	6	SATA Connector
3	РСН	7	CPCI Connector
4	Battery		

Figure 5: 4HP CP3005 Board Layout (Bottom View)



Number	Item
1	DIP Switch SW1

# 2.6. Technical Specification

#### Table 1: CP3005 Main Specifications

	Features	Specifications
Form factor	3U, 4HP CompactPCI (100 mm x 160 mm) 8HP with mezzanine	
Processor	CPU & Graphics Controller	The CP3005 supports the following processors: Xeon® E-2176M, 2.7 GHz, 12 MB, 45 W, ECC Core <sup>™</sup> i5-8400H, 4C/8T, 2.5 GHz, 45 W Xeon® E-2276ML, 6C, 2.0 GHz, 25 W, ECC Core <sup>™</sup> i3-9100HL, 4C, 1.6 GHz, 25 W, ECC Celeron® G4930E, 2C, 2.4 GHz, 35 W, ECC
Chipset	РСН	Intel® CM246
Onboard Controllers	VGA Interface	Via eDP to VGA converter (CH7517)
	Gigabit Ethernet	2x Ethernet Controller (Intel® i210 and i219LM)
	Trusted Platform Module	TPM 2.0 Infineon SLB9670 using SPI
	Embedded Controller	Altera MAX V 5M1270ZF256I5N (CPLD)
	Dual UART	EXAR XR16L2750
	PCIe-to-PCI bridge	CPCI: Pericom PI7C9X110
Memory	System Memory	Up to 32 GB DDR4 SDRAM memory with ECC and without ECC, respectively, running at 2400 MT/s, 1.2 V on two SODIMM sockets
	BIOS Flash	2x 16 MB SPI boot flash chips for two separate uEFI BIOS images
	Customized EEPROM	I <sup>2</sup> C EEPROM with 64 kbit
	Config Memories for Ethernet interfaces	i210: 16 Mbit SPI Flash
Interfaces	CompactPCI	32-bit/66MHz PCI interface with dedicated PCIe-to-PCI bridge System controller operation 3.3V or 5V signaling levels (universal signaling support) Hot Swap support: Passive mode hot swappable (automatic detection when plugged into the respective CompactPCI slot)
	Standard Rear I/O	The following interfaces are routed to the rear I/O connector J2: COM1 and COM2 (RS-232 mode, LVTTL signalling) 2x Gigabit Ethernet 2 x SATA gen II (3.0 Gbit/s) 2 x USB 2.0 VGA Port (front/rear configurable) Peripheral Control 5x GPIs and 3x GPOs (LVTTL signaling), multiplexed with COM2
	Gigabit Ethernet	Two 10 BASE-T/100 Base-TX/1000 Base-T Gigabit Ethernet interfaces based on one Intel® I219LM and one Intel® I210 Gigabit switchable to the front panel or the rear I/O

	Features	Specifications
	USB	Two type A USB 2.0 connectors on the front panel, two USB 2.0 ports on the rear I/O module CP-RIO3-04 One combined USB2.0/USB3.0 port on the MMEXT05 module
	Serial	Two 16C550-compatible UARTs are available only with the rear I/O module CP-RIO3-04 CP3005 8HP: One COM port to front I/O (with extension module MMEXT05) and one to rear I/O, or both COM ports to rear I/O module.
	SATA	Two SATA 6 Gb/s (gen 3) interfaces for: Onboard M.2 SSD socket One standard SATA 6 Gb/s (gen 3) interface for the standard SATA connector Two SATA 3 Gbit/s (gen 2) ports accessible via rear I/O High-performance RAID 0/1/5/10 functionality on all SATA ports
	ХМС	XMC interface: XMC connector over the XMC Extension module to connect up to x8 PCI Express 2.0 ports operating at 5 GT/s
	I/O Extension	2x DisplayPort with Extension module MMEXT05, High Definition Audio (HDA), COM1 (with Extension module MMEXT05), 2x SATA 6 Gbit/s (SATA Gen 3) 1x USB3.0 (with Extension module MMEXT05), LPC 1x PCle x1
Sockets	Front Panel connectors	VGA: one 15-pin D-Sub connector USB: two type A connectors Ethernet: two 8-pin RJ-45 connectors
	Onboard connectors	2x Mezzanine connector for a I/O extension module 1x 7-pin standard SATA connector 1x SATA M.2 socket (key: M, for 2242 SSD add-in cards) 1x JTAG connector for CPLD programming 1x XDP (debug) footprint: CMC_GEN1_MOUNTING_HOLE_DEBUG_PORT 1x 2-pin BTW connector for the battery module 2x 260-pin DDR4 SODIMM sockets
	CompactPCI connectors	SPI Flash debug/programming header Two CompactPCI connectors J1, J2
LEDs	System Status LEDs	Temperature LED, Watchdog status LED (green)
	General Purpose LEDs	LED3-0 (red/green/amber): General purpose/POST code
	Ethernet LEDs	ACT (green): Network link/activity SPEED (green/orange): Network speed
Switch	DIP Switch	One onboard DIP switch, SW1 for board configuration on the bottom side of the board
Timer	Real-Time Clock	Real-time clock with 256 Byte CMOS RAM; battery-backup available

	Features	Specifications
	Watchdog Timer	Software-configurable, two-stage Watchdog with programmable timeout settings. The timeout values range from 125 ms to 4096 s. The Watchdog serves for generating an IRQ and/or a hardware reset.
	System Timer	The processor contains three 8254-style counters with fixed uses. In addition to the three 8254-style counters, the CPU includes eight individual high-precision event timers that may be used by the operating system. They are implemented as a single counter each with its own comparator and value register.
Thermal Management	Temperature Sensors	One thermal sensor (DTS) inside the CPU
	Heat sink	Specially designed heat sink
Security	ТРМ	Trusted Platform Module (TPM) 2.0 for enhanced hardware- and software-based data and system security
	WIBU	WIBU CodeMeter ASIC for Digital Rights Management (assembly option on request)
Miscellaneous	Temperature Range	Operational Standard: 0°C to +60°C Extended (E1X): -40°C to +70°C Storage: -40°C to +85°C, without hard disk and without battery
	Battery	3.0 V lithium battery for RTC with battery socket Battery type: UL-approved BR2032 Temperature ranges: Operational (load): -20°C to +85°C typical refer to the battery manufacturer's specifications for exact range Storage (no load): -40°C to +70°C typical
	Weight	CP3005 inkl. MMBAT02 and battery: 583 g.

### 2.7. Standards

This product complies with the requirements of the following standards.

#### Table 2: CP3005 Main Standards

Туре	Aspect	Standard	Remarks
CE	Emission	EN55032, EN61000-6-3	
	Immunity	EN55024, EN61000-6-2	
	Electrical Safety	EN62368-1	
Mechanical	Mechanical Dimensions	IEEE 1102.1	The CP3005 will comply to IEEE 1102.1 (ANSI/VITA-30- 199x)
Environmental	Climatic Humidity	IEC60068-2-78 (see note below)	
	WEEE	Directive 2012/19/EU	Waste electrical and electronic equipment
	RoHS 2	Directive 2011/65/EU	Restriction of the use of certain hazardous substances in electrical and electronic equipment

Туре	Aspect	Standard	Remarks
	Vibration (Sinusoidal)	IEC60068-2-6	Test parameters: 10-300 (Hz) frequency range 5 (g) acceleration 1 (oct/min) sweep rate 10 cycles/axis 3 axes
	Single Shock	IEC60068-2-27	Test parameters: 30 (g) acceleration 9 (ms) shock duration half sine 3 number of shocks per direction (total: 18) 6 directions 5 (s) recovery time
	Bump Shock	IEC60068-2-29	Test parameters: 15 (g) acceleration 11 (ms) shock duration half sine 500 number of shocks per direction 6 directions 5 (s) recovery time

### NOTICE

Customers desiring to perform further environmental testing of the CP3005 must contact Kontron for assistance prior to performing any such testing.

Boards without conformal coating must not be exposed to a change of temperature which can lead to condensation, as it may cause irreversible damage especially when the board is powered up again.

Kontron does not accept any responsibility for damage to products resulting from destructive environmental testing.

# 3/ Functional Description

### 3.1. Processor

The CP3005 supports the Intel® Core and the Intel® Xeon® processors in combination with the mobile Intel® CM246 Express Chipset.

Processor	Cores/Threads	Frequency nom./Turbo	Cache	TDP/T <sub>Junction</sub>	Graphics
Core™ i5- 8400H	4/8	2.5/4.2 GHz	8 MB	45 W/100°C	UHD Graphics 630
Xeon® E- 2176M	6/12	2.7/4.4 GHz	12 MB	45 W/100°C	UHD Graphics P630
Xeon® E- 2276ML	6/12	2.0/4.2 GHz	12 MB	25 W/100°C	UHD Graphics P630
Core™ i3- 9100HL	4/4	1.6/2.9 GHz	6 MB	25 W/100°C	UHD Graphics 630
Celeron® G4930E	2/2	2.4 GHz	2 MB	35 W/100°C	UHD Graphics 610

Table 3: Features of the Processors Supported on the CP3005

### 3.2. Integrated Processor Graphics Controller

The 8th gen. Intel<sup>®</sup> Core<sup>™</sup> i5/Xeon processor includes a highly integrated processor graphics controller delivering high-performance 3D and 2D graphics capabilities. The integrated processor graphics controller provides with Extension module MMEXT05 three digital ports capable of driving the following resolutions:

	Table 4:	Features	of the	Processors	Graphics
--	----------	----------	--------	------------	----------

Processor Graphics	max Resolution DP
UHD Graphics P630	4096x2304@60 Hz
UHD Graphics 630	4096x2304@60 Hz
UHD Graphics 610	4096x2304@60Hz

### NOTICE

The CP3005 supports with Extension module MMEXT05 up to two DisplayPort interfaces. The board supports up to three displays (1x VGA + 2x DP).

### 3.3. Chipset

The CP3005 is a two-chip solution implementing the CPU with CM246 Platform Controller Hub. The following table lists the PCH CM246 features.

#### Table 5: CM246 Features

Feature	CM246
USB Configuration	10x total USB 3.1 ports:
	- up to 6 USB 3.1 Gen 2 Ports
	- up to 10 USB 3.1 Gen 1 Ports
	14 USB 2.0 Ports
Displays	3
PCIe lanes	24
PCIe Configurations	x1, x2, x4
Smart Sound	yes
vPRO Technology	yes
TDP	3 W
SATA Ports	8

### 3.4. System Memory

The CP3005 supports a dual DDR4 memory interface with one SO-DIMM socket per channel. The sockets support the following system memory features.

#### Table 6: System Memory

Feature	Remark
Socket	2x SO-DIMM DDR4
Memory Module Size	4 GB, 8 GB, 16 GB

### 3.5. Watchdog Timer

The CP3005 provides a Watchdog timer that is programmable for a timeout period ranging from 125 ms to 4096 s in 16 steps.

The Watchdog timer provides the following modes of operation:

- Timer-only mode
- Reset mode
- Interrupt mode
- Dual-stage mode

In dual-stage mode, a combination of both interrupt and reset is generated if the Watchdog is not serviced.

### 3.6. Battery

The CP3005 is provided with an UL-recognized BR2032, 3.0 V, "coin cell" lithium battery for the RTC. When a battery is installed, refer to the operational specifications of the battery as this determines the operating and storage temperature of the CP3005.

NOTICE	The battery is mounted on a battery module (MMBAT02) on the CP3005 board or on the MMEXT05 extension module – but never on both devices.
	For modules of the extended series (85°C), sufficient air flow must be ensured in the cooling system. Before final commissioning, test operation with temperature measurement on the battery is recommended.

### 3.7. Flash Memory

The CP3005 provides flash interfaces for the uEFI BIOS and a M.2 Flash module.

### 3.7.1. SPI Boot Flash for uEFI BIOS

The CP3005 provides two 2x 16 MB SPI boot flashes for two separate uEFI BIOS images, a standard SPI boot flash and a recovery SPI boot flash. The fail-over mechanism for the uEFI BIOS recovery can be controlled via the DIP switch SW1, switch 2.

#### NOTICE

The uEFI BIOS code and settings are stored in the SPI boot flashes. Changes made to the uEFI BIOS settings are available only in the currently selected SPI boot flash. Thus, switching over to the other SPI boot flash may result in operation with different uEFI BIOS code and settings.

### 3.7.2. M.2 Flash Module

The M.2 connector (Type 2242) can be used for a SSD flash module for operating system and data.

### 3.8. Trusted Platform Module

The CP3005 supports the Trusted Platform Module (TPM) 2.0. TPM 2.0 is a security chip specifically designed to provide enhanced hardware- and software-based data and system security. It is based on Infineon's SLB9670. Infineon's Trusted Platform Module (TPM) SLB9670 is featuring a fully TCG TPM 1.2/2.0 standard compliant module with a SPI interface. TPMs are widely used as a root of trust for platform integrity, remote attestation and cryptographic services.

### 3.9. Board Interfaces

### 3.9.1. CompactPCI Interface

The CP3005 supports a flexible CompactPCI interface with a hot plug power interface (no PCI hot swap). In the system slot the PCI interface is in transparent mode, and in the peripheral slot the CompactPCI interface is isolated so that it cannot communicate with the CompactPCI bus. This mode is known as "passive mode".

### 3.9.1.1. Board Functionality when Installed in System Slot

In a system slot, the CompactPCI interface is provided as 32-bit/33 MHz (66 MHz upon request) PCI interface. The CP3005 supports up to seven peripheral slots through a CompactPCI backplane.

### NOTICE

The CP3005 supports universal PCI V(I/O) signaling voltages with one common resistor configuration. For both 5 V and 3.3 V PCI signaling voltages, 2.7 k $\Omega$  pull-up resistors are used.

### 3.9.1.2. Board Functionality when Installed in Peripheral Slot (Passive Mode)

In a peripheral slot, the board receives power but does not communicate on the CompactPCI bus; all CompactPCI signals are isolated.

### 3.9.1.3. Front/Rear I/O Configuration

The CP3005 is available in two versions:

- CP3005 front I/O version
- CP3005 rear I/O version

Please ensure that the correct version is stated on the order. If the CP3005 is ordered with rear I/O configuration, various I/O interfaces and signals are available via the CompactPCI connector J2, such as USB, SATA, GbE, VGA, COM, power and management signals. If the CP3005 is ordered with front I/O configuration, the I/O interfaces and signals mentioned above are isolated from the CompactPCI connector J2.

#### NOTICE

The CP3005 front I/O version does not provide 64-bit CompactPCI terminations to the backplane via the CompactPCI connector J2. With regard to this aspect, the CP3005 differs from previous boards such as CP307 or CP308 where 64-bit CompactPCI terminations are provided.

# 3.9.1.4. Board Insertion/Replacement under Power

The following features are implemented on the CP3005:

- Power ramping
- ENUM signal handling (hot swapping of peripheral boards)

Power ramping on the CP3005 provides the hot plug functionality on the power interface. The PCI interface does not support hot swap functionality. No microswitch, no blue LED, and no signal precharge are provided on the CP3005.

The ENUM signal on the CP3005 allows for hot swapping of peripheral boards with hot swap capability when the CP3005 is installed in the system slot.

#### NOTICE

The CP3005 itself is not hot swappable when inserted in a system slot. When inserted in a peripheral slot, the CP3005 is hot pluggable.

### 3.9.1.5. Power Ramping

On the CP3005 a special power controller is used to ramp up the onboard supply voltages. This is done to avoid transients on the +3.3V and +5V power supplies from the system. When the power supply is stable, the power controller generates an onboard reset to put the board into a defined state.

### 3.9.1.6. ENUM# Interrupt

If the board is operated in the system slot, the ENUM signal is an input.

### 3.9.2. CompactPCI Connectors J1 and J2

The CP3005 provides two CompactPCI connectors, J1 and J2, with the following functionality:

- > J1: 32-bit CompactPCI interface with PCI bus signals, arbitration, clock and power
- J2: arbitration, clock and optionally rear I/O interface functionality

The CP3005 is designed for a CompactPCI bus architecture and the board is capable of driving up to seven CompactPCI slots with individual arbitration and clock signals. The CompactPCI standard is electrically identical to the PCI local bus. However, these systems are enhanced to operate in rugged industrial environments and to support multiple slots.

#### Figure 6: CPCI Connectors J1/J2



### 3.9.2.1. CompactPCI Connector Keying

CompactPCI backplane connectors support guide lugs to ensure a correct polarized mating (3.3 V or 5 V V(I/O) coding).

The CP3005 supports universal (3.3 V and 5 V) PCI V(I/O) signaling voltages with one common termination resistor configuration. Therefore, the CP3005 can be inserted in both, 3.3 V and 5 V CompactPCI systems and provides itself no guide lug.

### 3.9.2.2. CompactPCI Connectors J1 and J2 Pinouts

The CP3005 is provided with two 2 mm x 2 mm pitch female CompactPCI bus connectors, J1 and J2.

Pin	Z	А	В	С	D	E	F
25	NC	5V	REQ64#	ENUM#	3.3V	5V	GND
24	NC	AD[1]	5V	V(I/O)	AD[0]	ACK64#	GND
23	NC	3.3V	AD[4]	AD[3]	5V	AD[2]	GND
22	NC	AD[7]	GND	3.3V	AD[6]	AD[5]	GND
21	NC	3.3V	AD[9]	AD[8]	M66EN	C/BE[0]#	GND
20	NC	AD[12]	GND	V(I/O)	AD[11]	AD[10]	GND
19	NC	3.3V	AD[15]	AD[14]	GND	AD[13]	GND
18	NC	SERR#	GND	3.3V	PAR	C/BE[1]#	GND
17	NC	3.3V	RSV	RSV	GND	PERR#	GND
16	NC	DEVSEL#	PCIXCAP	V(I/O)	STOP#	LOCK#	GND
15	NC	3.3V	FRAME#	IRDY#	BDSEL#	TRDY#	GND
12- 14				Key Area			
11	NC	AD[18]	AD[17]	AD[16]	GND	C/BE[2]#	GND
10	NC	AD[21]	GND	3.3V	AD[20]	AD[19]	GND
9	NC	C/BE[3]#	NC	AD[23]	GND	AD[22]	GND
8	NC	AD[26]	GND	V(I/O)	AD[25]	AD[24]	GND
7	NC	AD[30]	AD[29]	AD[28]	GND	AD[27]	GND
6	NC	REQ0#	CPCI_PRESENT #	3.3V	CLK0	AD[31]	GND
5	NC	NC	NC	RST#	GND	GNTO#	GND
4	NC	NC	HEALTHY#	V(I/O)	RSV	RSV	GND
3	NC	INTA#	INTB#	INTC#	5V	INTD#	GND
2	NC	ТСК	5V	TMS	NC	TDI	GND
1	NC	5V	-12 V	TRST#	12V	5V	GND

Table 7: CompactPCI Connector J1 System Slot Pinout

The legacy IDE interrupts INTP (CompactPCI specification pin D4) and INTS (CompactPCI specification pin E4) are not implemented on the CP3005. Therefore, pins D4 and E4 are reserved.

The IPMB system management bus (CompactPCI specification pins A4, B17, C17) is not implemented on the CP3005. Therefore, pin A4 is not connected and pins B17 and C17 are reserved.

For further information regarding the above-mentioned reserved pins, please contact Kontron.

Pin	Z	A	В	С	D	E	F	
25	NC	5V	*	*	3.3V	5V	GND	
24	NC	*	5V	V(I/O)	*	*	GND	
23	NC	3.3V	*	*	5V	*	GND	
22	NC	*	GND	3.3V	*	*	GND	
21	NC	3.3V	*	*	*	*	GND	
20	NC	*	GND	V(I/O)	*	*	GND	
19	NC	3.3V	*	*	GND	*	GND	
18	NC	*	GND	3.3V	*	*	GND	
17	NC	3.3V	RSV	RSV	GND	*	GND	
16	NC	*	*	V(I/O)	*	*	GND	
15	NC	3.3V	*	*	BDSEL#	*	GND	
14- 12	Key Area							
11	NC	*	*	*	GND	*	GND	
10	NC	*	GND	3.3V	*	*	GND	
9	NC	*	NC	*	GND	*	GND	
8	NC	*	GND	V(I/O)	*	*	GND	
7	NC	*	*	*	GND	*	GND	
6	NC	*	CPCI_PRESENT #	3.3V	*	*	GND	
5	NC	NC	NC	RST#**	GND	*	GND	
4	NC	NC	HEALTHY#	V(I/O)	RSV	RSV	GND	
3	NC	*	*	*	5V	*	GND	
2	NC	ТСК	5V	TMS	NC	TDI	GND	
1	NC	5V	-12 V	TRST#	12 V	5V	GND	

#### Table 8: CompactPCI Connector J1 Peripheral Slot Pinout

\* indicates that the signal normally present at this pin is disconnected from the CompactPCI bus when the CP3005 is inserted in a peripheral slot.

\*\* When the CP3005 is inserted in a peripheral slot, the function of the RST# signal can be enabled or disabled.

Pin	Z	A	В	С	D	E	F
22	NC	GA4	GA3	GA2	GA1	GA0	GND
21	NC	CLK6	GND	RSV	RSV	RSV	GND
20	NC	CLK5	GND	RSV	RSV	RSV	GND
19	NC	GND	GND	RSV	RSV	RSV	GND
18	NC	RSV	RSV	RSV	RSV	RSV	GND
17	NC	RSV	RSV	PRST#	REQ6#	GNT6#	GND
16	NC	RSV	RSV	DEG#	GND	RSV	GND
15	NC	RSV	RSV	FAL#	REQ5#	GNT5#	GND
14	NC	RSV	RSV	RSV	RSV	RSV	GND
13	NC	RSV	RSV	RSV	RSV	RSV	GND
12	NC	RSV	RSV	RSV	RSV	RSV	GND
11	NC	RSV	RSV	RSV	RSV	RSV	GND
10	NC	RSV	RSV	RSV	RSV	RSV	GND
9	NC	RSV	GND	RSV	RSV	RSV	GND
8	NC	RSV	RSV	RSV	GND	RSV	GND
7	NC	RSV	RSV	RSV	RSV	RSV	GND
6	NC	RSV	RSV	RSV	GND	RSV	GND
5	NC	RSV	GND	RSV	RSV	RSV	GND
4	NC	V(I/O)	RSV	RSV	RSV	RSV	GND
3	NC	CLK4	GND	GNT3#	REQ4#	GNT4#	GND
2	NC	CLK2	CLK3	SYSEN#	GNT2#	REQ3#	GND
1	NC	CLK1	GND	REQ1#	GNT1#	REQ2#	GND

Table 9: CompactPCI Connector J2 Pinout (CP3005 Front I/O Vers.)

#### NOTICE

The 64-bit CompactPCI signals are not used on the board and the 64-bit control and address signals are not terminated to V(I/O).

### 3.9.2.3. Optional Rear I/O Interface

The CP3005 board provides optional rear I/O connectivity for peripherals. When the rear I/O module is used, the signals of some of the main board/front panel connectors are routed to the rear I/O module interface.

The CP3005 with rear I/O is compatible with all standard 3U CompactPCI passive backplanes with rear I/O support.

#### NOTICE

To support the rear I/O feature, a 3U CompactPCI backplane with rear I/O support is required. Do not plug a rear I/O configured board in a backplane without rear I/O support. Failure to comply with the above will result in damage to your board. The CP3005 rear I/O provides the following interfaces (all signals are available on J2 only if the board is ordered with rear I/O functionality):

- Two USB 2.0 ports
- Two Gigabit Ethernet ports without LED signals
- Two SATA ports
- Two COM ports: COMA and COMB, or COMA and GPIO (all ports have 3.3 V LVTTL signaling)
- General purpose (GPIO) signals: 5x GPIs and 3x GPOs
- VGA analog port
- Management and control signals
- System write protection
- Input for +5 V standby power
- Geographic addressing (GA[4..0] provided by the backplane)

#### NOTICE

The pinout of the rear I/O CompactPCI connector on the CP3005 is compatible with that of the CP305, CP307, CP308, CP3002 and CP3003. Thus, rear I/O modules designed for these boards can also be used with the CP3005.

Tablaí	In. Doar I	/O CompactDC	I Connoctor	17 Dinout (	CD2005 Door	1/0 Vore )
Iable	iu: neai i/		I COIMPELLOR	JZ FILIOUL (		1/0 vers.
	,					, ,

Pin	Z	A	В	С	D	E	F
22	NC	GA4	GA3	GA2	GA1	GA0	GND
21	NC	CLK6	GND	USBA+	USBB+	USBA_PWR_ 5V	GND
20	NC	CLK5	GND	USBA-	USBB-	USBB_PWR_ 5V	GND
19	NC	GND	GND	PWR_BTN#	PWR_SLP S3#	RIO_3.3V	GND
18	NC	COMA_RXD	COMA_DCD#	COMA_DTR#	GPI1/ COMB_CT S#	COMA_CTS#	GND
17	NC	COMA_TXD	GPIO/ COMB_RXD	PRST#	REQ6#	GNT6#	GND
16	NC	COMA_DSR#	COMA_RTS#	DEG#	GND	COMA_RI#	GND
15	NC	PWR_5VSTDBY	RIO_SYS_WP#	FAL#	REQ5#	GNT5#	GND
14	NC	IPA_DA+	IPA_DA-	GPO1/ COMB_RTS#	IPA_DC+	IPA_DC-	GND
13	NC	IPA_DB+	IPA_DB-	GPI4/ COMB_RI#	IPA_DD+	IPA_DD-	GND
12	NC	IPB_DA+	IPB_DA-	RIO_XFO_CT	IPB_DC+	IPB_DC-	GND
11	NC	IPB_DB+	IPB_DB-	GPI3/ COMB_DCD#	IPB_DD+	IPB_DD-	GND
10	NC	NC	GPO0/ COMB_TXD	VGA_RED	GPO2/ COMB_D TR#	NC	GND
9	NC	SATAATX+	GND	VGA_HSYNC	NC	SATABTX+	GND
8	NC	SATAATX-	NC	VGA_BLUE	GND	SATABTX-	GND
CP3005 – User Guide Rev. 1.8

Pin	Z	А	В	С	D	E	F
7	NC	NC	GPI2/ COMB_DSR#	VGA_DDC_D ATA	RSV	NC	GND
6	NC	SATAARX+	NC	VGA_GREEN	GND	SATABRX+	GND
5	NC	SATAARX-	GND	VGA_VSYNC	NC	SATABRX-	GND
4	NC	V(I/O)	RIO_5V	VGA_DDC_CL K	GPIO_CFG 0	NC	GND
3	NC	CLK4	GND	GNT3#	REQ4#	GNT4#	GND
2	NC	CLK2	CLK3	SYSEN#	GNT2#	REQ3#	GND
1	NC	CLK1	GND	REQ1#	GNT1#	REQ2#	GND

## NOTICE

The RIO\_XXX signals are power supply OUTPUTS to supply the rear I/O module with power. These pins MUST NOT be connected to any other power source, either within the backplane itself or within a rear I/O module. Failure to comply with the above will result in damage to your board.

#### Table 11: CompactPCI Rear I/O Connector J2 Signals

Signal	Description
COMAx	COMA port LVTTL (3.3 V)
СОМВх	COMB port LVTTL (3.3 V)
GPI/GPO	General purpose input/general purpose output signal
GPIO_CFGO	GPIO or COMB configuration
IPx	Gigabit Ethernet copper port
SATAx	SATA port
USBx	USB interface and power
VGAx	VGA signal
RIO_XFO_CT	Power supply for Gigabit Ethernet transformer center
	tap
RIOx/V(I/O)	Power supply signal
PWRx	Power management signal
RSV	Reserved
GND	Ground signal
NC	Not connected

The GPIO\_CFGO signal on the rear I/O module enables the user to select between COMB and GPIO interfaces.

Table 12: GPIO Signal Description

Signal	Description
GPIO_CFGO	0 = GPIO
	1 = COMB

## NOTICE

The default value is 1 if pin D4 is not connected on the rear I/ module (pull-up resistor to 3.3 V on CP3005).

## 3.9.3. Front Panel LEDs

The CP3005 provides two system status LEDs: one temperature status LED (TH LED) and one Watchdog status LED (WD LED). It also provides four General Purpose/POST code LEDs (LED3..0). Their functionality is described in the following sections.

## 3.9.3.1. System Status LEDs

LED	Color	State	Function
TH LED	red/green	Off	Power failure
		Green	Board in normal operation
		Red	CPU has reached maximum allowable operating temperature and the performance has been reduced
		Red blinking	CPU temperature above 125°C, CPU has been shut off. In this event, all General Purpose LEDs (LED30) are blinking red as well.
WD LED	red/green	OFF	Watchdog inactive
		Green	Watchdog active, waiting to be triggered
		Red	Watchdog expired

#### Table 13: System Status LEDs Function on the CP3005

#### NOTICE

If the TH LED flashes red at regular intervals, it indicates that the processor junction temperature has reached a level beyond which permanent silicon damage may occur and the processor has been shut off. To turn to normal operation, the power must be switched off and then on again.

## 3.9.3.2. General Purpose LEDs

The General Purpose LEDs (LED3..0) are designed to indicate the boot-up POST code after which they are available to the application. If the LED3..0 are lit red during boot-up, a failure is indicated. In this event, please contact Kontron for further assistance.

	Table 14:	General	Purpose	LEDs	Function
--	-----------	---------	---------	------	----------

LED	Color	Function During Boot-Up	Function During Uefi Bios Post (If Post Code Config. Is Enabled)	Function After Boot-Up	
LED3	red	Power failure		General Purpose or Port	
	green		uEFI BIOS POST bit 3 and bit 7	80 Default: General Purpose	
	red+green				
LED2	red	CPU catastrophic error	CPU catastrophic error	General Purpose or Port 80	
	green		uEFI BIOS POST bit 2 and bit 6	Default: General Purpos	
	red+green				
LED1	red	Hardware reset		General Purpose or Port 80 Default: General Purpose	
	green		uEFI BIOS POST bit 1 and bit 5		
	red+green				
LEDO	red	uEFI BIOS boot failure		General Purpose or Port 80	
	green		uEFI BIOS POST bit 0 and bit 4	Default: General Purpose	
	red+green				

NOTICE

The bit allocation for Port 80 is the same as for the POST code.

#### How to read the 8-Bit POST Code

Due to the fact that only 4 LEDs are available and 8 bits must be displayed, the POST code output is multiplexed on the General Purpose LEDs.

#### Table 15: POST Code Sequence

State	General Purpose Leds
0	All LEDs are OFF; start of POST sequence
1	High nibble
2	Low nibble; state 2 is followed by state 0

The following is an example of the General Purpose LEDs' operation if the POST configuration is enabled.

#### Table 16: POST Code Example

	LED3	LED2	LED1	LED0	Result
High Nibble	off (0)	on (1)	off (0)	off (0)	0x4

	LED3	LED2	LED1	LED0	Result
Low Nibble	off (0)	off (0)	off (0)	on (1)	0x1
Post Code		0x41			

### NOTICE

Under normal operating conditions, the General Purpose LEDs should not remain lit during boot-up. They are intended to be used only for debugging purposes. In the event that a General Purpose LED lights up during boot-up and the CP3005 does not boot, please contact Kontron for further assistance.

## 3.9.4. USB Interfaces

The CP3005 provides five USB ports:

- Two USB 2.0 ports on the front I/O
- Two USB 2.0 ports on the CompactPCI rear I/O interface only with RIO-Modul CP-RIO3-04 4HP and 8HP, but not with CP-RIO3-04S.
- > One USB 3.0 port on the high-speed I/O extension connector, J14, for the MMEXT05 extension module

#### NOTICE

Boards with a USB 3.0 flash drive installed on the front panel USB 3.0 port have been found to slightly exceed the electromagnetic interference limits. If permanent USB 3.0 type external storage is required to be connected to the USB 3.0 port, it is recommended to use an external hard disk drive.

On the front panel, the CP3005 has two standard, type A, USB 2.0 connectors, J5 and J6.

## 3.9.5. VGA Interface

The CP3005 provides one standard VGA interface for connection to a monitor. The VGA interface is implemented as a standard HD15 VGA connector, J4, on the front panel.

### 3.9.6. Serial Ports

The CP3005 provides two serial ports:

- COMA available either on the CompactPCI rear I/O connector (3.3V LVTTL) or on the MMEXT05 extension module
- COMB on the CompactPCI rear I/O connector (3.3V LVTTL)

COMA and COMB are fully compatible with the 16C550 controller and include a complete set of handshaking and modem control signals. The COMA and COMB ports provide maskable interrupt generation. The data transfer on the COM ports is up to 115.2 kbit/s.

## 3.9.7. Gigabit Ethernet

The CP3005 board includes two 10/100/1000Base-T Ethernet ports based on one Intel i210-IT controller and one Intel i219-LM PHY. Both are connected to x1 PCIExpress interfaces of the PCH. These two on-board Gigabit Ethernet interfaces are individually switchable between front I/O and rear I/O and provide Wake-on-LAN support. In addition, one 10/100/1000Base-T Ethernet interface based on a intel i210-IT controller is available with the MMEXT05 module.

#### NOTICE

In order to use the Wake-on-LAN feature available only with the two Ethernet controllers, the power supply must not be switched off or the +5V stand-by voltage on the rear I/O module must be available. The CP3005 does not turn off the main power supply after an operating system shutdown in order to support Wake-on-LAN.

## 3.9.8. SATA Interfaces

The CP3005 provides six SATA ports:

- One SATA 6 Gb/s port on the onboard standard, 7-pin SATA connector, J3, for connection to SATA devices via cable,
- > One SATA 6 Gb/s port on the onboard M.2 Card connector for connection a SATA SSD device.
- > One SATA 6 Gb/s port for the 2.5" HDD/SSD on the MMEXT05 extension module (8HP),
- One SATA 6 Gb/s port for a M.2 SSD on the MMEXT05 or MMEXT\_XMC02 extension module (8HP),
- Two SATA 3 Gb/s ports on the CompactPCI rear I/O interface.

All six SATA interfaces provide high-performance RAID 0/1/5/10 functionality.

## 3.9.9. Debug Interface

The CP3005 provides several onboard options for hardware and software debugging, such as:

- Four bicolor general purpose LEDs (LED0 to LED3), which indicate hardware failures, uEFI BIOS POST codes and user-configurable outputs
- One JTAG connector, J13, for programming the onboard logic
- > One CMC 35-pin ITP adapter port with XDP connector for processor debugging (J15)
- Two USB2.0-based debug ports, J5 and J6, for facilitating the debug of the operating system and the device driver

## 4/Configuration

## 4.1. DIP Switch Configuration

The quad DIP switch SW1 provides the following switches for board configuration: POST code indication, SPI boot flash selection, and uEFI BIOS configuration.

#### Figure 7: DIP Switch SW1



#### Table 17: DIP Switch SW1 Functionality

Switch	Setting	Functionality
1	OFF	Boot-up with POST code indication on LED30
	ON	Boot-up without POST code indication on LED30
2	OFF	Boot from the standard SPI boot flash
	ON	Boot from the recovery SPI boot flash
3	OFF	Standard CM246 reset implementation
	ON	Reset does a power cycle (reset event drops the CM246 PWROK input)
4	OFF	Boot using the currently saved uEFI BIOS settings
	ON	Clear the uEFI BIOS settings and use the default values

The default setting is indicated by using bold fonts.

To clear the uEFI BIOS settings and the passwords, proceed as follows:

- 1. Set DIP switch SW1, switch 4, to the ON position.
- 2. Apply power to the system.
- 3. Wait 30 seconds and then remove power from the system. During this time period no messages are displayed.
- 4. Set DIP switch SW1, switch 4, to the OFF position.

## 4.2. System Write Protection

The CP3005 provides write protection for non-volatile memories via the onboard configuration resistor JMP2 (R242) (only available upon request), the uEFI Shell, and the CompactPCI rear I/O connector J2, pin B15 (REAR\_FANSENSE\_SYS\_WP#). If one of these sources is enabled, the system is write protected. Please contact Kontron for further information before using these functions.

## 4.3. CP3005-Specific Registers

Address	Device
0x280	Status Register 0 (STAT0)
0x281	Status Register 1 (STAT1)
0x282	Control Register 0 (CTRL0)
0x283	Control Register 1 (CTRL1)
0x284	Device Protection Register (DPROT)
0x285	Reset Status Register (RSTAT)
0x286	Board Interrupt Configuration Register (BICFG)
0x287	Status Register 2 (STAT2)
0x288	Board ID High-Byte Register (BIDH)
0x289	Board and PLD Revision Register (BREV)
0x28A	Geographic Addressing Register (GEOAD)
0x28C	Watchdog Timer Control Register (WTIM)
0x28D	Board ID Low-Byte Register (BIDL)
0x290	LED Configuration Register (LCFG)
0x291	LED Control Register (LCTRL)
0x292	General Purpose Output Register (GPOUT)
0x293	General Purpose Input Register (GPIN)

## 4.3.1. Status Register 0 (STAT0)

The Status Register 0 holds general/common status information.

#### Table 19: Status Register 0 (STAT0)

Address		0x280						
Bit	7	6	5	4	3	2	1	0
Name	Reserved	BBEI	BFSS		DIP4	DIP3	DIP2	DIP1
Access	R	R	R		R	R	R	R
Reset	0	0	N/A		N/A	N/A	N/A	N/A

Bitfield		Description					
6	BBEI	BBEI uEFI BIOS boot end indication:					
		0 = uEFI BIOS is booting					
		1 = uEFI BIOS boot is finished					
5 - 4	BFSS	SPI boot flash selection status:					
		00 = Standard SPI boot flash active					
		01 = Recovery SPI boot flash active					
		10 = External SPI boot flash active					
		11 = Reserved					
3	DIP4	DIP switch SW1, switch 4 (clear the uEFI BIOS settings):					
		0 = Switch on (clear the uEFI BIOS settings)					
		1 = Switch off (boot using the currently saved uEFI BIOS settings)					

Bitfield		Description				
2	DIP3	DIP switch SW1, switch 3 (reset configuration):				
		0 = Switch on (reset does a power cycle)				
		1 = Switch off (standard reset configuration)				
1	DIP2	DIP switch SW1, switch 2 (select SPI flash):				
		0 = Switch on (boot from recovery SPI boot flash)				
		1 = Switch off (boot from standard SPI boot flash)				
0	DIP1	DIP switch SW1, switch 1 (POST code indication on LED03):				
		0 = Switch on (boot-up without POST code indication on LED03)				
		1 = Switch off (boot-up with POST code indication on LED03)				

## 4.3.2. Status Register 1 (STAT1)

The Status Register 1 holds board-specific status information.

## Table 20: Status Register 1 (STAT1)

Address		0x281						
Bit	7	6	5	4	3	2	1	0
Name	C66EN	Reserved			CSYS	CENUM	CFAL	CDEG
Access	R	R			R	R	R	R
Reset	N/A	000			N/A	N/A	N/A	N/A

Bitfield		Description
7	C66EN	CPCI PCI speed (M66EN signal):
		0 = 33 MHz
		1 = 66 MHz
3	CSYS	CPCI system slot identification (SYSEN signal):
		0 = Installed in a system slot
		1 = Installed in a peripheral slot
2	CENUM	CPCI system enumeration (ENUM signal):
		0 = Indicates the insertion or removal of a hot swap peripheral board when the CP3005 operates as the system controller board
		1 = No hot swap event
1	CFAL	CPCI power supply status (FAL signal):
		0 = Power supply failure
		1 = Power in normal state
0	CDEG	CPCI power supply status (DEG signal):
		0 = Power derating
		1 = Power in normal state

## 4.3.3. Control Register 0 (CTRL0)

The Control Register 0 holds a series of bits defining general/common configuration functions.

Address		0x282							
Bit	7	6	5	4	3	2	1	0	
Name	VGAM		BFUS	Reserved					
Access	R/W		R/W	R					
Reset	01		0	00000					

#### Table 21: Control Register 0 (CTRL0)

Bitfield		Description					
7 - 6	VGAM	DESCRIPTION					
		7 - 6 VGAM VGA mode configuration:					
		00 = Automatic VGA front detection					
		01 = Front VGA (uEFI BIOS default)					
		10 = Rear VGA					
		11 = VGA disabled					
5	BFUS	SPI boot flash selection:					
		0 = Select the standard SPI boot flash for update					
		1 = Select the recovery SPI boot flash for update					

## 4.3.4. Control Register 1 (CTRL1)

The Control Register 1 holds a series of bits defining general/common configuration functions.

#### Table 22: Control Register 1 (CTRL1)

Address		0x283						
Bit	7	6	5	4	3	2	1	0
Name	SRST	VRST	TRST	CRST	Res	SCOMA	Res	Res
Access	R/W	R	R/W	R/W	R	R/W	R	R
Reset	1	1	1	0	0	not avai- lable*	0	0

\* Reset value is depending on the board version ordered. Default is low (0), when CP3005 Rear I/O version is ordered. But when a CP3005 front version is ordered, an automatic switch over to the 8HP extension module is processed per default.

Bitfield		Description				
7	SRST	SATA Flash module configuration:				
		0 = Reset of SATA Flash module				
		1 = SATA Flash module running				
6	VRST	Integrated processor graphics controller configuration:				
		0 = Processor graphics controller disabled				
		1 = Processor graphics controller enabled				
5	TRST	Trusted Platform Module (TPM) configuration:				
		0 = TPM disabled				

Bitfield		Description				
		1 = TPM enabled				
4	CRST	CPCI reset input when the CP3005 is in a peripheral slot:				
		0 = Disable CPCI reset to board				
		1 = Enable CPCI reset to board				
2	SCOMA	COMA routing selection:				
		0 = Rear I/O				
		1 = Extension module				

## NOTICE

The reset value of the SCOMA bit depends on the board version ordered. If the CP3005 is ordered as a rear I/O version, the reset value is 0. If the CP3005 is ordered as a front I/O version, an automatic switch over to the 8HP extension module is processed per default.

## 4.3.5. Device Protection Register (DPROT)

The Device Protection Register holds the write protect signals for non-volatile devices.

Table 23: Device Protection Register (DPROT)

Address		0x284						
Bit	7	6	5	4	3	2	1	0
Name	SWP	Reserved			SFWP	JMP2	BSWP	SSWP
Access	R	R			R/W	R	R	R/W
Reset	0	000			0	0	0	0

Bitfield		Description				
7	SWP	System write protection status:				
		0 = Onboard non-volatile memory devices not write protected				
		1 = Onboard non-volatile memory devices write protected				
2	JMP2	System write protection via configuration resistors JMP2:				
		0 = System not write protected via JMP2				
		1 = System write protected via JMP2				
1	BSWP	System write protection via backplane (SYS_WP#):				
		0 = System not write protected via backplane				
		1 = System write protected via backplane				
0	SSWP	System write protection via software:				
		0 = System devices not write protected via software				
		1 = System write protected via software				
		Writing a '1' to this bit clears it. If this bit is set, it cannot be cleared.				

## 4.3.6. Reset Status Register (RSTAT)

The Reset Status Register is used to determine the host's reset source.

#### Table 24: Reset Status Register (RSTAT)

Address	0x285							
Bit	7	6	5	4	3	2	1	0
Name	PORS		Reserved				CPRS	WTRS
Access	R/W		R				R/W	R/W
Reset	N/A		0000				0	0

Bitfield		Description					
7	PORS	Power-on reset status:					
		0 = System reset generated by warm reset					
		1 = System reset generated by power-on (cold) reset					
		Writing a '1' to this bit clears it.					
2	FPRS	Front panel push button reset status (MMEXT05/MMEXT05-CMC02):					
		0 = System reset not generated by front panel reset					
		1 = System reset generated by front panel reset					
		Writing a '1' to this bit clears it.					
1	CPRS	CompactPCI reset status (PRST signal):					
		0 = System reset not generated by CompactPCI reset input					
		1 = System reset generated by CompactPCI reset input					
		Writing a '1' to this bit clears it.					
0	WTRS	Watchdog timer reset status:					
		0 = System reset not generated by Watchdog timer					
		1 = System reset generated by Watchdog timer					
		Writing a '1' to this bit clears it.					

## NOTICE

The Reset Status Register is set to default values by power-on (cold) reset, not by a warm reset.

## 4.3.7. Board Interrupt Configuration Register (BICFG)

The Board Interrupt Configuration Register holds a series of bits defining the interrupt routing.

Address		0x286						
Bit	7	6	5	4	3	2	1	0
Name	UICF	CFICF	CEICF	CDICF	Reserved WICF		ICF	
Access	R/W	R/W	R/W	R/W	R R/W		νW	
Reset	1	0	0	0	00		0	0

Table 25: Board Inter	runt Configuration	Register (	(BICEC
1 able 25: board miler	rupt configuration	Register (	(DICFU)

Bitfield		Description					
7	UICF	UART IRQ3 and IRQ4 interrupt configuration: 0 = IRQ3 and IRQ4 interrupt disabled 1 = IRQ3 and IRQ4 interrupt enabled					
6	CFICF	CPCI fail signal interrupt configuration (FAL signal): 0 = IRQ5 disabled 1 = IRQ5 enabled					
5	CEICF	CPCI enumeration signal interrupt configuration (ENUM signal): 0 = IRQ5 disabled 1 = IRQ5 enabled					
4	CDICF	CPCI derate signal interrupt configuration (DEG signal): 0 = IRQ5 disabled 1 = IRQ5 enabled					
1 - 0	WICF	Watchdog interrupt configuration: 00 = Disabled 01 = IRQ5 10 = Reserved 11 = Reserved					

## 4.3.8. Status Register 2 (STAT2)

The Status Register 2 holds status information related to the rear I/O configuration.

#### Table 26: Status Register 2 (STAT2)

Address		0x287						
Bit	7	6	5	4	3	2	1	0
Name	Reserved		RCFG		MEZC			
Access	R		F	7	R			
Reset	00		N/A*		N/A*			

Bitfield		Description
5 - 4	RCFG	Rear I/O configuration:
		00 = Rear I/O disabled (CP3005 front I/O version)
		01 = COMA, GPIO
		10 = Reserved

Bitfield		Description	
		11 = COMA, COMB	
3 - 0	MEZC	Mezzanine configuration:	
		0000 = None/Smart Extension Module	
		0001 = MMEXT-XMC02 extension module	
		0010 = MMEXT05 extension module	
		0011FFFF = Reserved	

 $\overline{}$  \*The default value depends on the CP3005 version ordered (front I/O or rear I/O) and the rear I/O module used.

## 4.3.9. Board ID High-Byte Register (BIDH)

#### Table 27: Board ID High-Byte Register (BIDH)

Address		0x288						
Bit	7	6	5	4	3	2	1	0
Name		BIDH						
Access		R						
Reset				0x	B4			

Bitfield		Description
7 - 0	BIDH	Board identification:
		CP3005: 0xB480

NOTICE

The Board ID Low Byte Register is located at the address 0x28D.

## 4.3.10. Board and PLD Revision Register (BREV)

The Board and PLD Revision Register signals to the software when differences in the board and the Programmable Logic Device (PLD) require different handling by the software. It starts with the value 0x00 and will be incremented with each necessary change.

#### Table 28: Board and PLD Revision Register (BREV)

Address		0x289							
Bit	7	6	5	4	3	2	1	0	
Name	BREV				PREV				
Access	R				R				
Reset		N/A				N/A			

Bitfield		Description
7 - 4	BREV	Board revision
3 - 0	PREV	PLD revision

## 4.3.11. Geographic Addressing Register (GEOAD)

The Geographic Addressing Register holds the CompactPCI geographic address (backplane-unique physical slot number).

Table 29: Geographic Addressing Register (GEOAD)

Address	0x28A									
Bit	7	6	5	4	3	2	1	0		
Name	Reserved			GA						
Access	R			R						
Reset	000			N/A						

Bitfield		Description			
7 - 5	Res	Reserved			
4 - 0	GA	Geographic Address			

## 4.3.12. Watchdog Timer Control Register (WTIM)

Address	0x28C								
Bit	7	6	5	4	3	2	1	0	
Name	WTE	WMD		WEN/WTR		WTM			
Access	R/W	R/	R/W						
Reset	0	0	0	0	7	0000			

Table 30: Watchdog Timer Control Register (WTIM)	

Bitfield		Description						
7	WTE	WTE Watchdog timer expired status bit:						
		0 = Watchdog timer has not expired						
		1 = Watchdog timer has expired.						
		Writing a '1' to this bit resets it to 0.						
6 - 5	WMD	Watchdog mode:						
		00 = Timer mode						
		01 = Reset mode						
		10 = Interrupt mode						
		11 = Cascaded mode (dual-stage mode)						
4	WEN/WT	Watchdog enable/Watchdog trigger control bit:						
	R	0 = Watchdog timer not enabled						
		Prior to the Watchdog being enabled, this bit is						
		known as WEN. After the Watchdog is enabled, it is known as WTR.						
		Once the Watchdog timer has been enabled, this bit cannot be reset						
		to U. As long as the watchdog timer is enabled, it will indicate a T.						
		I = Watchdog timer enabled						
		timer value indicated by WTM.						
3 - 0	WTM	WTM Watchdog timeout settings:						
		0000 = 0.125 s 1000 = 32 s						

Bitfield		Description				
		0001 = 0.25 s	1001 = 64 s			
		0010 = 0.5 s	1010 = 128 s			
		0011 = 1 s	1011 = 256 s			
	0100 = 2 s		1100 = 512 s			
		0101 = 4 s	1101 = 1024 s			
		0110 = 8 s	1110 = 2048 s			
		0111 = 16 s	1111 = 4096 s			

The CP3005 has one Watchdog timer function with a programmable timeout ranging from 125 milliseconds to 4096 seconds. Failure to strobe the Watchdog timer within the programmed timeout delay results in a system reset or an interrupt.

There are four possible modes of operation:

- Timer mode
- Reset mode
- Interrupt mode
- Dual-stage mode

After the initial CP3005 power-on, the Watchdog is not enabled. To operate the Watchdog, the mode and timeout period required must first be set and then the Watchdog enabled. Once enabled, the Watchdog can only be disabled or the mode changed by powering down and then up again. To prevent a Watchdog timeout, the Watchdog must be retriggered before timing out. This is done by writing a '1' to the WTR bit. In the event a Watchdog timeout does occur, the WTE bit is set to '1'. What happens after this depends on the mode selected. The four operational Watchdog timer modes can be configured by the WMD[1:0] bits, and are described as follows:

#### Timer mode

In this mode the Watchdog is enabled using the required timeout period. Normally, the Watchdog is retriggered by writing a '1' to the WTR bit. In the event a timeout occurs, the WTE bit is set to '1'. This bit can be polled by the application and handled accordingly. Once a Watchdog timeout occurs, the Watchdog is deactivated (WEN bit gets reset to '0'). To continue using the Watchdog, write a '1' to the WTE bit to reset it, and then restart the Watchdog using WEN.

#### Reset mode

This mode is used to force a hard reset in the event of a Watchdog timeout. In addition, the WTE bit is not reset by the hard reset, which makes it available, if necessary, to determine the status of the Watchdog prior to the reset.

#### Interrupt mode

This mode generates an interrupt if a Watchdog timeout occurs. Configure the Watchdog interrupt in the Board Interrupt Configuration Register (0x286), otherwise no interrupt will be generated. The interrupt handling is a function of the application. If required, the WTE bit can be used to determine if a Watchdog timeout has occurred. Once a Watchdog timeout occurs, the Watchdog is deactivated (WEN bit gets reset to '0').

#### Dual-stage mode

This is a complex mode where in the event of a timeout two things occur:

- > an interrupt is generated, and
- the Watchdog is retriggered automatically.

In the event a second timeout occurs immediately following the first timeout, a hard reset will be generated. If the Watchdog is retriggered normally, operation continues. The interrupt generated at the first timeout is available to the application to handle the first timeout if required. As with all of the other modes, the WTE bit is available for application use. Configure the Watchdog interrupt in the Board Interrupt Configuration Register (0x286), otherwise no interrupt will be generated.

## 4.3.13. Board ID Low-Byte Register (BIDL)

Table 31: Board ID	Low-Byte Register	(BIDL)
--------------------	-------------------	--------

Address	0x28D									
Bit	7	6	5	4	3	2	1	0		
Name				BI	DL					
Access		R								
Reset		0x80								

Bitfield		Description			
7 - 0	BIDL	Board identification:			
		CP3005: 0xB480			

NOTICE

The Board ID High Byte Register is located at the address 0x288.

## 4.3.14. LED Configuration Register (LCFG)

The LED Configuration Register holds a series of bits defining the onboard configuration for the front panel General Purpose LEDs.

#### Table 32: LED Configuration Register (LCFG)

Address	0x290									
Bit	7 6 5 4 3 2 1						0			
Name		Rese	rved		LCON					
Access		R				R/W				
Reset		00	00		0000					

Bitfield		Description
3 - 0	LCON	LED30 configuration: 0000 = POST Mode (LEDs build a binary vector to display the Port 80 value) 0001 = General Purpose Mode (LEDs are controlled via the LCTRL register) 0010 - 1111 = Reserved

## NOTICE

Beside the configurable functions described above, LED3..0 fulfill also a basic debug function during the power-up phase as long as the first access to Port 80 is processed. For further information on reading the 8-bit uEFI BIOS POST Code, refer to section 0.

## 4.3.15. LED Control Register (LCTRL)

The LED Control Register enables the user to switch on and off the front panel General Purpose LEDs.

Address	0x291									
Bit	7	7 6 5 4 3 2 1 0						0		
Name		LCI	MD		LCOL					
Access		R/W				R/W				
Reset		00	00		0000					

#### Table 33: LED Control Register (LCTRL)

Bitfield		Description				
7 - 4	LCMD	LED command:				
		0000 = Get LED0	1000 = Set LED0			
		0001 = Get LED1	1001 = Set LED1			
		0010 = Get LED2	1010 = Set LED2			
		0011 = Get LED3	1011 = Set LED3			
		0100 - 0111 = Reserved	1100 - 1111 = Reserved			
3 - 0	LCOL	LED color:				
		0000 = Off				
		0001 = Green				
		0010 = Red				
		0011 = Red+Green				
		0100 - 1111 = Reserved				

#### NOTICE

The LED Control Register can only be used if the General Purpose LEDs indicated in the "LED Configuration Register" are configured in General Purpose Mode. The status of certain LEDs can be obtained by writing a "Get LEDX" command where "x" is the LED number (color bits are ignored) followed by a simple read.

## 4.3.16. General Purpose Output Register (GPOUT)

The General Purpose Output Register holds the general purpose output signals of the rear I/O CompactPCI connector J2. This register can only be used if the CP3005 is ordered as a rear I/O version and the rear I/O GPIO operation is configured through the dedicated rear transition module configuration signal on the CompactPCI connector J2.

Table 34: General	Purpose	Output R	egister (	GPOUT)
Tuble 54. denerul	i ui pose	output n	CEISCEI	(ur 001)

Address	0x292							
Bit	7	6	5	2	1	0		
Name		Reserved					GP01	GP00
Access		R					R/W	R/W
Reset			00000			0	0	00

Bitfield		Description	
2 - 0	GP020	GPO20 General purpose output signals (3.3V LVTTL):	
		0 = Output low	
		1 = Output high	

## 4.3.17. General Purpose Input Register (GPIN)

The General Purpose Input Register holds the general purpose input signals of the rear I/O CompactPCI connector J2. This register can only be used if the CP3005 is ordered as a rear I/O version and the rear I/O GPIO operation is configured through the dedicated rear transition module configuration signal on the CompactPCI connector J2.

Address	0x293							
Bit	7	6	5	4	3	2	1	0
Name	Reserved		GPI4	GPI3	GPI2	GPI1	GPI0	
Access	R		R	R	R	R	R	
Reset		000		1	1	1	1	1

#### Table 35: General Purpose Input Register (GPIN)

Bitfield		Description	
4 - 0	GPI40	General purpose input signals (3.3V LVTTL):	
		0 = Input low	
		1 = Input high	

#### NOTICE

The CP3005 provides pull-up resistors on the rear I/O signal pins GPI[4..0], which leads to the default setting "input high" if the inputs are not connected. The general purpose inputs support 3.3V LVTTL signaling only (not 5V-tolerant).

# 5/ Power Considerations

## 5.1. CP3005 Voltage Ranges

The CP3005 has been designed for optimal power input and distribution. Still it is necessary to observe certain criteria essential for application stability and reliability.

The system power supply must comply with the CompactPCI® specification.

The following table specifies the ranges for the input power voltage within which the board is functional.

Input Supply Voltage	Absolute Range	Percentage	
+3.3 V	3.2 V min. to 3.47 V max.	-3.1%/+4.9%	
+5 V	4.85 V min. to 5.25 V max.	-3.0%/+4.8%	
+12 V	11.4 V min. to 12.6 V max.	-5.2%/+4.8%	
-12 V	-11.4 V min. to -12.6 V max.	-5.2%/+4.8%	

#### Table 36: DC Operational Input Voltage Range

#### NOTICE

Failure to comply with the instructions above may result in damage to the board or improper operation.

## 5.2. Start-Up Requirement

Power supplies must comply with the following guidelines, in order to be used with the CP3005:

- Beginning at 10% of the nominal output voltage, the voltage must rise within > 0.1 ms to < 20 ms to the specified regulation range of the voltage. Typically: > 5 ms to < 15 ms.</p>
- There must be a smooth and continuous ramp of each DC output voltage from 10% to 90% of the regulation band.
- The slope of the turn-on waveform shall be a positive, almost linear voltage increase and have a value from 0 V to nominal Vout.

## 5.3. Power-Up Sequence

The +5 VDC output level must always be equal to or higher than the +3.3 VDC output during power-up and normal operation.

Both voltages must reach their minimum in-regulation level not later than 20 ms after the output power ramp start.

## 5.4. Regulation

The power supply shall be unconditionally stable under line, load, unload and transient load conditions including capacitive loads. The operation of the power supply must be consistent even without the minimum load on all output lines.

#### NOTICE

All of the input voltages must be functionally coupled to each other so that if one input voltage fails, all other input voltages must be regulated proportionately to the failed voltage. For example, if the +5V begins to decrease, all other input voltages must decrease accordingly. This is required in order to preclude cross currents within the CP3005. Failure to comply with above may result in damage to the board or improper system operation.

### NOTICE

If the main power input is switched off, the supply voltages will not go to OV instantly. It will take a couple of seconds until the capacitors are discharged. If the voltage rises again before it has gone below a certain level, the circuits may enter a latch-up state where even a hard RESET will not help any more. The system must be switched off for at least 10 seconds before it may be switched on again. If problems still occur, turn off the main power for 30 seconds before turning it on again.

## 5.5. Power Consumption

The goal of this description is to provide a method to calculate the power consumption for the CP3005 baseboard and for additional configurations. The processor and the memory dissipate the majority of the thermal power.

The power consumption measurements were carried out using the following testing parameters:

- CP3005 installed in the system slot
- Ethernet ports not connected
- 8 GB/16 GB/32 GB DDR4 SDRAM in dual-channel mode
- +3.3 V, 5 V, and 12 V main supply voltage
- 2.5 m/s airflow

The operating systems used were uEFI Shell and Windows<sup>®</sup> 10, 64-bit. All measurements were conducted at an ambient temperature of 25°C. The power consumption values indicated in the tables below can vary depending on the ambient temperature. This can result in deviations of the power consumption values of up to 15 %.

The power consumption was measured using the following processors:

- Xeon<sup>®</sup> E-2176M, 2.7 GHz
- Core™ i5-8400H, 2.5 GHz
- Celeron® G4930E, 2.4 GHz
- Xeon<sup>®</sup> E-2276ML, 2.0 GHz
- Core™ i3-9100HL, 1.6 GHz

The power consumption was measured using the following configurations:

- Work load: uEFI Shell (CPU is booted and stands without a running application in the shell). For this measurement the processor cores were active, the graphics controller was in idle state (no application running) and Intel® Turbo Mode was disabled.
- Work load: Idle (Win 10) (Win 10 is booted and CPU stands without a running application in the Windows screen). For this measurement all processor cores were in idle state (no application running), Intel graphics driver loaded and Intel® Turbo Mode was disabled.
- Work load: Typical (load generated by Intel Power Thermal Utility for CoffeeLake PTU tool and Win 10). For this measurement all processor cores were operating at core power level 70 % work load and no graphics GFX power level. Intel® Turbo Mode was disabled. These values represent the power dissipation reached under realistic OS-controlled applications.
- Work load: Maximum (load generated by Intel Power Thermal Utility for CoffeeLake PTU tool and Win 10). These values represent the maximum power dissipation achieved through the use of specific tool settings to heat up the processor and graphics cores to get the max. TDP . All processor cores were operating at core power level 100 % work load and graphics GFX power level High. For this measurement Intel® Turbo Mode setting is disabled or enabled depending of tested processor. These values are unlikely to be reached in real applications.

## NOTICE

As the Celeron<sup>®</sup> G4930 processor does not support Hyper-Threading or Turbo, it is rare to reach the full theoretical maximum Thermal Design Power (TDP) of 35 W.

#### Core™ i5-Nominal Xeon<sup>®</sup> E-2176M Celeron® G4930 Xeon® E-Core™ i3-9100HL Voltage 2.7 GHz 8400H 2.5 GHz 2.4 GHz 2276ML 2.0 GHz 1.6 GHz +12 V \_ \_ \_ \_ \_ 5 V 6,3 W 6,0 W 6,3 W 6,6 W 6,0 W 3.3 V 4,3 W 4,0 W 4,7 W 4,6 W 4,3 W 10,6 W 10,3 W Total 10,0 W 11,0 W 11,2 W

#### Table 37: Workload uEFI Shell

#### Table 38: Workload Idle (Win 10)

Nominal Voltage	Xeon® E-2176M 2.7 GHz	Core™ i5- 8400H 2.5 GHz	Celeron® G4930 2.4 GHz	Xeon® E- 2276ML 2.0 GHz	Core™ i3-9100HL 1.6 GHz
+12 V	-	-	-	-	-
5 V	2,5 W	2,5 W	2,4 W	2,6 W	2,6 W
3.3 V	4,3 W	3,9 W	4,7 W	4,2 W	4,1 W
Total	6,8 W	6,4 W	7,1 W	6,8 W	6,7 W

#### Table 39: Workload Typical

Nominal Voltage	Xeon® E-2176M 2.7 GHz	Core™ i5- 8400H 2.5 GHz	Celeron® G4930 2.4 GHz	Xeon® E- 2276ML 2.0 GHz	Core™ I3-9100HL 1.6 GHz
+12 V	-	-		-	-
5 V	33 W	21 W	8,0 W	19,5 W	9,8 W
3.3 V	4,3 W	4 W	4,6 W	4,2 W	4,2 W
Total	37.3 W	25.0 W	12,6 W	23.7 W	14.0 W
PTU Tool display monitor	33 W	20.5 W	7 W	18 W	8.5 W

#### Table 40: Workload Maximum

Nominal Voltage	Xeon® E-2176M 2.7 GHz	Core™ i5- 8400H 2.5 GHz	Celeron® G4930 2.4 GHz	Xeon® E- 2276ML 2.0 GHz	Core™ i3-9100HL 1.6 GHz
+12 V	-	-		-	-
5 V	46,3 W	45,5 W	20,5 W	27,5 W	29 W
3.3 V	4,3 W	4,3 W	4,7 W	4,5 W	4,4 W
Total	50,6 W	49,8 W	25,2 W	32 W	33,4 W
PTU Tool display monitor	45 W	44 W	20 W	25 W	25 W

## 5.6. Battery-free Operation

The CP3005 features the ability to operate with or without an installed RTC battery.

After power is removed from the CompactPCI system containing a CP3005 without battery, the CP3005's internal RC circuits must discharge prior to reapplying the power. It should be ensured that the internal RC circuits are sufficiently discharged before powering up again. Therefore, please wait about one minute before powering back up a battery less CP3005. Otherwise, the power up sequence could be corrupted due to undefined voltage levels in the CP3005's internal RC circuits.

For CP3005 systems, which are always operating without battery, the waiting time can be decreased. Please contact Kontron for more information.

## 5.7. Maximum Power Consumption of XMC Modules

A maximum power of 15 W is available on the XMC slot (located on the MMEXT-XMC02 module) and it can be arbitrarily divided on the 3.3 V and 5 V (VPWR) voltage lines. XMC modules are based on 3.3 V power along with variable power (VPWR) defined as either 5 V or 12 V in the ANSI/VITA 42.0-200x XMC Switched Mezzanine Card Auxiliary Standard specification. On the CP3005, the VPWR is configured to 5 V.

The following table indicates the current of a XMC module.

#### Table 41: XMC Module Current

Voltage	Continuous Current	Peak Current	
3.3 V	0.75 A	1.0 A	
5 V (VPWR)	2.5 A	3.0 A	
+12 V	0.6 A	0.8 A	

#### NOTICE

XMC integrators should carefully review the power ratings, cooling capacity and airflow requirements in the application prior to installation of an XMC module on the 8HP CP3005 with MMEXT-XMC02 extension module.

### 5.8. Current Limits

The CP3005 has a hot swap controller for the +3.3V and +5V input voltage. The trip current limits in case of catastrophic failure are:

- +3.3 V: 16.5 A minimum, 21.9 A maximum
- > +5 V: 33.0 A minimum, 43.8 A maximum

The maximum thermal operating current is 11.0 A for the +3.3 V supply and 17.6 A for the +5 V supply. The customer configuration/application shall not exceed these limits for a maximum operating ambient temperature of  $60^{\circ}$ C.

## 6/ Thermal Considerations

The thermal characteristic graphs shown in the following sections are intended to serve as guidance for reconciling the required computing power with the necessary system volumetric airflow over the ambient temperature. The graphs contain two curves representing upper level working points based on different levels of average CPU utilization. When operating below the corresponding curve, the CPU runs without any intervention of thermal supervision (all processors have a T<sub>JUNCTION</sub> from 100°C). When operated above the corresponding curve, various thermal protection mechanisms may take effect resulting in temporarily reduced CPU performance or finally in an emergency stop (the CPU is at 130°C) in order to protect the CPU from thermal destruction (in this case the power must be switched off and then on again). In real applications this means that the board can be operated temporarily at a higher ambient temperature or at a reduced flow rate and still provide some margin for temporarily requested peak performance before thermal protection will be activated.

An airflow of 2.0 m/s to 3.0 m/s or a volumetric flow rate of 15 CFM to 20 CFM is a typical value for a standard Kontron ASM rack. For other racks or housings the available airflow will differ. The maximum ambient operating temperature must be determined for such environments.

## 6.1. How to read the Temperature Diagrams

Select a specific CPU and choose a specific working point. For a given flow rate there is a maximum airflow input temperature (= ambient temperature) provided. Below this operating point, thermal supervision will not be activated. Above this operating point, thermal supervision will become active protecting the CPU from thermal destruction. The minimum airflow rate provided must be more than the value specified in the diagram.

## 6.1.1. Volumetric flow rate

The volumetric flow rate refers to an airflow through a fixed cross-sectional area (i.e. slot width x depth. The volumetric flow rate is specified in  $m^3/h$  (cubic-meter-per-hour) or cfm (cubic-feet-per-minute) respectively.

Conversion:  $1 \text{ cfm} = 1.7 \text{ m}^3/\text{h}$ ;  $1 \text{ m}^3/\text{h} = 0.59 \text{ cfm}$ 

## 6.1.2. Airflow

At a given cross-sectional area and a required flow rate, an average, homogeneous airflow speed can be calculated using the following formula:

Airflow = Volumetric flow rate/area.

The airflow is specified in m/s (meter-per-second) or in fps (feet-per-second) respectively.

Conversion: 1 fps = 0.3048 m/s; 1 m/s = 3.28 fps

The following figures illustrate the thermal operational limits of the CP3005 taking into consideration power consumption vs. ambient air temperature vs. airflow rate.

#### NOTICE

The CP3005 must be operated within the thermal operational limits indicated below.



Figure 8: Ambient Temperature for Core i5-8400H Processor, measured by Intel PTU Tool Coffee Lake H 1.4

NOTICE

Package power is measured on a Windows 10 system with Workload all cores 70%, Gfx-Workload idle or high and turbo off.

Figure 9: Ambient Temperature for Xeon® E-2176M Processor, measured by Intel PTU Tool Coffee Lake H 1.4





Figure 10: Ambient Temperature for i3-9100HL Processor, measured by Intel PTU Tool Coffee Lake H 1.7

NOTICE

Package power is measured on a Windows 10 system with Workload all cores 70%, Gfx-Workload idle or high and turbo off.

Figure 11: Ambient Temperature for Xeon® E-2276ML Processor, measured by Intel PTU Tool Coffee Lake H 1.7



# 7/ MMEXT05 Extension Module

## 7.1. Overview

The MMEXT05 is a factory-installed mezzanine extension module which along with an 8HP front panel provides additional interfaces, such as:

- Two DisplayPorts
- One Gigabit Ethernet port
- One USB 3.0 port
- One COM port (RJ-45 connector)
- One Reset switch
- One SATA activity LED
- > One onboard M.2 card socket (Socket 3, SATA-based, Key: M, Add-In-Card type: 2280)
- One onboard SATA HDD/SSD connector for connecting a 2.5" SATA HDD/SSD
- Battery socket

## NOTICE

If a CP3005 configuration contains a MMEXT05 module, the battery module must not be used.

## 7.2. Technical Specifications

#### Table 42: MMEXT05 Module Specifications

	Features	Specifications				
	DisplayPort	Two 20-pin Display monitors equipped capable through pa	Two 20-pin DisplayPort connectors, J1 and J2, for connecting two monitors equipped with a DisplayPort interface (DVI/HDMI- capable through passive cable adapter)			
Front Panel Interfaces	Gigabit Ethernet	One 10 Base-T/100 Base-TX/1000 Base-T Ethernet interface based on the Intel® i210-IT Ethernet PCI Express bus controller:				
	USB	One USB 3.0, type A	A connecto	r, J7		
	Serial Port	One 16C550-compa	atible seria	l port, COM	Л, RJ-45 connector, J8	
	SATA	SATA connector, J6	, for conne	ecting a SA	TA 2.5" HDD/SSD (8HP)	
Onboard	M.2	One M.2 (Socket 3, SATA-based, Key: M) for 2280 SSD Add-In- Cards				
interfaces	Board-to-Board	One 120-pin connector (bottom-side) for connecting high-speed I/O extension connector to the MMEXT05 to the CP3005				
LEDs /Switches	HDD LED	One LED (green) monitors SATA HDD/SSD activity				
LEDS/ Switches	Front Panel Switch	Reset button, guarded				
	Power Consumption	Power consumptio devices connected:	n without 2.9 W (ca	hard disk, Iculated, n	M.2 card and peripheral ot measured)	
	Temperature Range	Operational:	0°C to +6	0°C	Standard	
			-40°C to +70°C E p s p la t		Extended (with suitable processor board selection; the performance may be lowered depending on the airflow in the system)	
General		Storage:	-40°C to	+85°C	Without hard disk and without battery	
	Battery	3.0V lithium batter BR2032, Temperat	y for RTC; I ure ranges	Battery typ ::	pe: UL-recognized	
		Operational (load, o on battery type):	depends	-20°C to	+70°C	
		Storage (no load, d on battery type):	epends	-40°C to	+70°C	
	Climatic Humidity	93% RH at 40°C, no	on-conden	sing (acc. 1	to IEC 60068-2-78)	
	Dimensions	MMEXT05: 100 mm	n x 160 mm	, Compact	PCI-compliant form factor	
	Board Weight	MMEXT05 without 120 g.	front pane	el, battery,	M.2-SSD, 2,5"-SSD/HDD:	

## NOTICE

When a battery is installed, refer to its operational specifications as this may limit the operating and storage temperature of the CP3005.

## 7.3. MMEXT05 Module Functional Block Diagram



Figure 12: MMEXT05 Module Functional Block Diagram

## 7.4. Front Panel of the CP3005 with MMEXT05 Module

Figure 13: Front Panel of the 8HP CP3005 with MMEXT05 Module



Table 43: Watchdog (WD) and Overtemperature (TH) Status LEDs

LED	Status
WD (green):	Watchdog Status
TH (red/green):	Overtemperature Status

#### Table 44: Integral Ethernet LEDs

LED	Status
ACT (green):	Ethernet Link/Activity
SPEED (green/orange/off):	Ethernet Speed

#### Table 45: General Purpose LEDs

LED	Status
LED03 (red/green/red+green):	General Purpose/POST Code

## NOTICE

If the General Purpose LEDs 0..3 are lit red during boot-up, a failure is indicated before the uEFI BIOS has started.

## 7.5. MMEXT05 Module Layout

Figure 14: MMEXT05 Module Layout for 8HP Board Version (Top View)



- 1 Battery
- 2 M.2 SATA
- 3 2.5" SATA HDD

## 7.6. Module Interfaces

## 7.6.1. DisplayPort Interfaces

The MMEXT05 provides two standard DisplayPort/DP++ interfaces for connection to two monitors. The interfaces are implemented as standard DisplayPort/DP++ connectors, J1 und J2, on the front panel.

## 7.6.2. Gigabit Ethernet Interface

The MMEXT05 extension module includes one 10Base-T/100Base-TX/1000Base-T Ethernet port based on one Intel® i210-IT Gigabit Ethernet controller, which is connected to the x1 PCI Express interfaces of the Chipset. The Wake-on-LAN feature is supported.

The Gigabit Ethernet interface is implemented as one standard, RJ-45 connector, J5 (GbE) on the front panel.

## 7.6.3. USB Interface

The MMEXT05 provides one standard, type A, USB 3.0 connector, J7.

#### NOTICE

Boards with a USB 3.0 flash drive installed on the front panel USB 3.0 port have been found to slightly exceed the electromagnetic interference limits. If permanent USB 3.0 type external storage is required to be connected to the USB 3.0 port, it is recommended to use an external hard disk drive.

## 7.6.4. Serial Port (J8)

One PC-compatible, serial RS-232 port (COM) is available, which is fully compatible with the 16C550 controller. This port includes a complete set of handshaking and modem control signals. Data transfer rates up to 115.2 kb/s are supported. The serial port is implemented as an 8-pin RJ-45 connector, J8.

#### Figure 15: Serial Port Connector J8



Table 40: Serial Port Connector J8 Pinout	Table	46: Seria	l Port Coi	nnector J8	Pinout
---	-------	-----------	------------	------------	--------

Pin	Signal	Description	1/0
1	RTS	Request to send	
2	DTR	Data Terminal Ready	
3	TXD	Transmit data	0
4	GND	Signal ground	
5	GND	Signal ground	
6	RXD	Receive data	1
7	DSR	Data set ready	
8	CTS	Clear to send	

## 7.6.5. M.2 Interface (J3)

To enable flexible flash expansion, a standard M.2 card socket is available on the MMEXT05. The socket is keyed in the M position. There is one position for the mounting screw, accepting 2280 sizes of M.2 modules.

#### Figure 16: M.2 Connector



## 7.6.6. SATA Interface (J6)

The MMEXT05 extension module provides one 29-pin standard SATA connector, J6, for connection to 2.5" SATA HDD/SSD.

Figure 17: SATA Connector



## 8/MMEXT-XMC02 Extension Module

## 8.1. Overview

The MMEXT-XMC02 is a factory-installed mezzanine extension module which along with an 8HP front panel provides additional interfaces, such as:

- One onboard XMC connector for connecting one x8, x4, or x1 PCI Express 2.0 XMC module over Highspeed Extension
- > One onboard M.2 card socket (Socket 3, SATA-based, Key: M, Add-In-Card type: 2280)
- One Reset switch
- One SATA activity LED

```
NOTICE
```

XMC modules providing support for one x8 PCI Express 2.0 interface with up to 5.0 GT/s, compliant with the ANSI/VITA 42.0 and ANSI/VITA 42.3 specifications, and with a power consumption of up to 15 W can be used on the MMEXT-XMC02 module.

## 8.2. Technical Specifications

Table 47:	MMEXT-XMC02	2 Module	Specifications

	Features	Specifications
Onboard Interfaces	ХМС	XMC interface for support of one x8, x4, or x1 PCI Express 2.0 XMC module via a standard XMC connector, J1
	M.2	One M.2 (Socket 3, SATA-based, Key: M) for 2280 SSD Add-In-Cards
	Board-to-Board	<ul> <li>Two board-to-board connectors:</li> <li>One 60-pin, high-speed PCI Express extension connector, J5</li> <li>One 120-pin, high-speed I/O extension connector, J6</li> </ul>
LEDc /Switchoc	HDD LED	One LED (green) monitors SATA HDD/SSD activity
LEDS/ SWITCHES	Front Panel Switch	Reset button, guarded
General	Power Consumption	Power consumption without M.2 card, : 1.8 W (calculated, not measured)
	Temperature Range	Operational:
	Climatic Humidity	93% RH at 40°C, non-condensing (acc. to IEC 60068-2-78)
	Dimensions	MMEXT-XMC02: 100 mm x 160 mm CompactPCI- compliant form factor
	Board Weight	MMEXT_XMC02 without front panel M.2-SSD, XMC-Module: 80 g

## 8.3. MMEXT-XMC02 Module Functional Block Diagram

Figure 18: MMEXT-XMC02 Module Functional Block Diagram



## 8.4. Front Panel of the CP3005 with MMEXT-XMC02 Module

Figure 19: Front Panel of the 8HP CP3005 with MMEXT-XMC02 Module



#### Table 48: Watchdog (WD) and Overtemperature (TH) Status LEDs

LED	Status
WD (green):	Watchdog Status
TH (red/green):	Overtemperature Status

#### Table 49: Integral Ethernet LEDs

LED	Status
ACT (green):	Ethernet Link/Activity
SPEED (green/orange/off):	Ethernet Speed

#### Table 50: General Purpose LEDs

LED	Status
LED03 (red/green/red+green):	General Purpose/POST Code

## NOTICE

If the General Purpose LEDs 0..3 are lit red during boot-up, a failure is indicated before the uEFI BIOS has started.

## 8.5. MMEXT-XMC02 Module Layout

Figure 20: MMEXT-XMC02 Module Layout for 8HP Board Version (Top View)



- 1. XMC Interface
- 2. M.2 Interface (J2)

Figure 21: MMEXT-XMC02 Module Layout for 8HP Board Version (Bottom View)



3. Board to Board Interface
# 8.6. Module Interfaces

# 8.6.1. M.2 Interface (J2)

To enable flexible flash expansion, a standard M.2 card socket is available on the CP3005. The socket is keyed in the M position. There is one position for the mounting screw, accepting 2280 sizes of M.2 modules.

#### Figure 22: M.2 Connector



#### 8.6.2. XMC Interface

The MMEXT-XMC02 uses one x8 PCI Express 2.0 interface operating at up to 5.0 GT/s and compliant with the ANSI/VITA 42.0 and ANSI/VITA 42.3 specifications. It provides one standard XMC connector, J1, for connection to an XMC module. The MMEXT-XMC02 supports XMC modules with a maximum power consumption of 15 W.

#### Figure 23: XMC Interface



# 9/ CP-RIO3-04 4HP and CP-RIO3-04 8HP Rear Transition Modules

# 9.1. Overview

The CP3005 provides optional rear I/O connectivity for peripherals. Some standard PC interfaces are implemented and assigned to the front panel and to the rear I/O connector J2 on the CP3005. When the CP-RIO3-04 rear transition module is used, some signals of main board/front panel connectors are routed to the module interface.

To support the rear I/O feature, a 3U CompactPCI backplane with rear I/O support is required. The CP-RIO3-04 rear transition module provides the following interfaces.

- CompactPCI rear I/O
- Two USB 2.0 ports
- Two Gigabit Ethernet ports without LED signals
- Two COM ports
- One VGA analog port
- Two SATA ports
- Peripheral Control (Power supply management)

# 9.2. Technical Specifications

#### Table 51: CP-RIO3-04 Rear Transition Module Specifications

	Features	Specifications	
	USB 2.0	Two USB 2.0 type A connectors, J11 and J12	
	VGA	One VGA interface implemented as a 15-pin, D- Sub connector, J7	
	Ethernet	Two Gigabit Ethernet interfaces implemented as a dual RJ-45 connector without LEDs, J10A/B	
External Interfaces	Serial	Two onboard RS-232 serial ports with full modem support COMA (COM1) and COMB (COM2) implemented as:	
		<ul> <li>10-pin onboard connectors J2 (COMA) and J3 (COMB) on the 4HP version</li> <li>9-pin, D-Sub connectors, J2a (COMA) and J3a (COMB) on the 8HP version</li> </ul>	
	CompactPCI	CompactPCI connector, rJ2, for rear I/O backplan connection	
	SATA	Two SATA interfaces implemented as two 7-pin, L-form standard SATA connectors	
Internal Interfaces	Serial	<ul> <li>Two COM ports (COMA and COMB) implemented as two 10-pin, 2.54 mm onboard connectors with full modem support, J2 (COMB) and J3 (COMA).</li> <li>On the 8HP version, the serial ports are routed to the front panel and implemented as two 9-pin, D-Sub connectors, J2a (COM1) and J3a (COM2).</li> </ul>	
	Peripheral Control	One 10-pin, 2.54 mm onboard connector for power supply management, J13	
General	Temperature Range	Operational: 0°C to +60°C Storage: 55°C to +85°C	
	Climatic Humidity	93% RH at 40°C, non-condensing (acc. to IEC 60068-2-78)	

CP3005 – User Guide Rev. 1.8

Features	Specifications
Dimensions	100 mm x 80 mm
Board Weight	4HP: 120 grams
	8HP: 150 grams

# 9.3. Front Panels

Figure 24: CP-RIO3-04 4HP and 8HP Front Panels





4HP

8HP

# 9.4. CP-RIO3-04 Rear Transition Module Layout

Figure 25: CP-RIO3-04 4HP Rear Transition Module Layout



#### Figure 26: CP-RIO3-04 8HP Rear Transition Module Layout



#### 9.5. Module Interfaces

## 9.5.1. USB Interfaces

The CP-RIO3-04 rear transition module provides two standard, type A, USB 2.0 connectors, J11 and J12, on the front panel.

## 9.5.2. VGA Interface

The CP-RIO3-04 provides one standard VGA interface for connection to a monitor. The VGA interface is implemented as a standard VGA connector (J7) on the front panel.

## 9.5.3. Gigabit Ethernet Interface

The CP-RIO3-04 provides two Gigabit Ethernet interfaces realized as RJ-45 connectors without LEDs. The status information of these both interfaces are indicated on the front Ethernet connector. The interface provides automatic detection and switching between 10Base-T, 100Base-TX and 1000Base-T data transmission (Auto-Negotiation). Auto-wire switching for crossed cables is also supported (Auto-MDI/X).

## 9.5.4. COM Interface

The CP-RIO3-04 rear transition module provides two identical COM ports for connection to RS-232 devices. On the 8HP version, the onboard 10-pin serial connectors J2 and J3 are routed to the 9-pin D-Sub COM connectors J2a and J3a located on the front panel. On the 4HP version, the COM signals are available only on the onboard 10-pin serial port connectors J2 and J3.

The following table provides pinout information for the onboard serial port connectors J2 and J3. Refer to the module layout for connector and pin locations.

Pin	Signal	Description	I/0
1	DCD	Data carrier detect	I
2	DSR	Data set ready	I
3	RXD	Receive data	I
4	RTS	Request to send	0
5	TXD	Transmit data	0
6	CTS	Clear to send	1
7	DTR	Data terminal ready	0
8	RI	Ring indicator	I
9	GND	Signal ground	
10	NC	Not connected	

#### Table 52: Serial Port Connectors J2 (COMB) and J3 (COMA) Pinout

## 9.5.5. Peripheral Control Interface

A power supply with power management can be connected to the CP-RIO3-04 rear transition module via the peripheral control connector J13.

The following table provides pinout information for the peripheral control connector J13. Refer to the module layout for connector and pin locations.

Pin	Signal	Description	I/0
1	GND	Signal ground	
2	PWR_5VSTDBY	+5V standby power (optional)	I
3	RSV	Reserved	
4	VCC5V	Power +5V	0
5	RSV	Reserved	
6	VCC3V3	Power +3.3V	0
7	PWR_SLPS3#	Power supply sleep mode	0
8	GND	Signal ground	
9	PWR_BTN#	Wake-up/sleep input	1
10	GND	Signal ground	

#### Table 53: Peripheral Control Connector J13 Pinout

#### 9.5.6. SATA Interfaces

The onboard SATA connectors J5 and J6 allow the connection of standard HDDs/SSDs and other SATA devices to the CP-RIO3-04 rear transition module.

# 9.5.7. Rear I/O Interface on CompactPCI Connector rJ2

The CP-RIO3-04 rear transition module conducts a wide range of I/O signals through the rear I/O connector rJ2.



To support the rear I/O feature, a 3U CompactPCI backplane with rear I/O support is required. Do not plug a rear I/O configured board in a backplane without rear I/O support. Failure to comply with the above will result in damage to your board.

Figure 27: Rear I/O CompactPCI Connector rJ2



Table 54: Rear I/O CompactPCI Connector rJ2 Pinout

Pin	Z	А	В	С	D	E	F
22	NC	NC	NC	NC	NC	NC	GND
21	NC	NC	GND	USBA+/bi	USBB+/bi	USBA_PWR_ 5V/ in	GND
20	NC	NC	GND	USBA-/bi	USBB-/bi	USBB_PWR_ 5V/ in	GND
19	NC	GND	GND	PWR_BTN#/ out	PWR_SLP S3#/in	RIO_3.3V/in	GND
18	NC	COMA_RXD/out	COMA_DCD#/ out	COMA_DTR# /in	COMB_CT S# /out	COMA_CTS# /out	GND
17	NC	COMA_TXD/in	COMB_RXD/o ut	NC	NC	NC	GND
16	NC	COMA_DSR#/ou t	COMA_RTS#/i n	NC	RSV	COMA_RI#/o ut	GND
15	NC	PWR_5VSTDBY/ out	RSV	NC	NC	NC	GND
14	NC	IPA_DA+/bi	IPA_DA-/bi	COMB_RTS# /in	IPA_DC+/ bi	IPA_DC-/bi	GND

Pin	Z	A	В	С	D	E	F
13	NC	IPA_DB+/bi	IPA_DB-/bi	COMB_RI#/o ut	IPA_DD+/ bi	IPA_DD-/bi	GND
12	NC	IPB_DA+/bi	IPB_DA-/bi	RIO_XFO_CT	IPB_DC+/ bi	IPB_DC-/bi	GND
11	NC	IPB_DB+/bi	IPB_DB-/bi	COMB_DCD# /out	IPB_DD+/ bi	IPB_DD-/bi	GND
10	NC	GND	COMB_TXD/in	VGA_RED/in	COMB_D TR#/in	GND	GND
9	NC	SATAATX+/in	GND	VGA_HSYNC/ in	GND	SATABTX+/i n	GND
8	NC	SATAATX-/in	GND	VGA_BLUE/i n	GND	SATABTX-/in	GND
7	NC	GND	COMB_DSR#/ out	VGA_DDC_D ATA/bi	RSV	GND	GND
6	NC	SATAARX+/out	GND	VGA_GREEN/ in	GND	SATABRX+/o ut	GND
5	NC	SATAARX-/out	GND	VGA_VSYNC/ in	GND	SATABRX- /out	GND
4	NC	NC	RIO_5V/in	VGA_DDC_CL K/in	GPIO_CFG 0/out	GND	GND
3	NC	NC	GND	NC	NC	NC	GND
2	NC	NC	NC	NC	NC	NC	GND
1	NC	NC	NC	NC	NC	NC	GND

# NOTICE

The RIO\_XXX signals are power supply INPUTS to supply the rear I/O module with power. These pins MUST NOT be connected to any other power source, either within the backplane itself or within a rear I/O module. Failure to comply with the above will result in damage to your board.

#### Table 55: Rear I/O Signal Description

Signal	Description
СОМАх	COMA port LVTTL (3.3V)
СОМВх	COMB port LVTTL (3.3V)
GPIO_CFGO	GPIO or COMB configuration
IPx	Gigabit Ethernet copper port
SATAx	SATA port
USBx	USB interface and power
VGAx	VGA signal
RIOx/V(I/O)	Power supply signal
PWRx	Power management signal
RSV	Reserved
GND	Ground signal

# 10/ CP-RIO3-04S Rear Transition Module

#### 10.1. Overview

The rear variant CP3005 provides optional rear I/O connectivity for peripherals. Some standard PC interfaces are implemented and assigned to the front panel and to the rear I/O connector J2 on the CP3005. When the CP-RIO3-04 rear transition module is used, some signals of main board/front panel connectors are routed to the module interface.

To support the rear I/O feature, a 3U CompactPCI backplane with rear I/O support is required. The CP-RIO3-O4S rear transition module provides the following interfaces.

- ▶ Two Gigabit Ethernet ports without LED signals
- One COM port
- One VGA analog port
- Two SATA ports
- CompactPCI rear I/O
- Power Management



More detailed information is available in the CP-RIO-04S user guide, which can be downloaded under <u>https://www.kontron.de/downloads/manuals/1036-1669\_10\_sk-man-cp-rio3-04s.pdf?product=89161</u>.

# 11/SATA SSD Flash Module

The CP3005 base board as well as the 8HP extensions MMEXT05 and MMEXT-XMC02 are equipped with M.2 connectors to carry SATA SSD flash modules. Specification:

- Size: 22x42 mm (base board), 22x80 mm (on MMEXT05 and MMEXT-XMC02)
- Keying: "B" or "M"
- Type: "S" (single sided) or "D" (double sided)
- Height: from "1" to "4"

Figure 28: M.2 Connector



# 12/ Installation

This chapter is oriented towards an application environment. Some aspects may, however, be applicable to a development environment.

# 12.1. Safety

To ensure personnel safety and correct operation of this product, the following safety precautions must be observed:

All operations involving the CP3005 require that personnel be familiar with system equipment, safety requirements and the CP3005.

This product contains electrostatically sensitive components which can be seriously damaged by electrical static discharge (ESD). Therefore, proper handling must be ensured at all times.

Whenever possible, unpack or pack this product only at EOS/ESD safe work stations. Where a safe work station is not guaranteed, it is important for the user to be electrically discharged before touching the product with his/her hands or tools. This is most easily done by touching a metal part of your system housing.

Do not handle this product out of its protective enclosure while it is not used for operational purposes unless it is otherwise protected.

Do not touch components, connector-pins or traces.

Kontron assumes no liability for any damage resulting from failure to comply with these requirements.

## 12.2. Board Installation

The CP3005 is designed for use either as a CompactPCI system controller or as an autonomous CPU board in a CompactPCI peripheral slot.

When installed in the system slot, the CP3005 provides all required functions for supporting the hot swapping of peripheral boards which are capable of being hot swapped. In this configuration the CP3005 itself is not hot-swappable.

When installed in a CompactPCI peripheral slot, the CP3005 operates autonomously, meaning that it only draws power from the CompactPCI backplane. There is no interfacing with the CompactPCI bus, clocks or other control signals. In this configuration, the CP3005 supports hot plugging. This simply means that the board can be installed or removed from the system while under power.

#### NOTICE

Always ensure that all functions in progress are properly terminated or put into a safe state prior to hot plugging the CP3005. Failure to comply with the above may result in improper operation or damage to other system components, e.g. operating system failure, data loss, uncontrolled processing, etc.

#### NOTICE

In order to use the hot plug function of the CP3005, a hot swap-capable backplane is required.

## 12.2.1. Standard Board Insertion

Prior to following the steps below, ensure that the safety requirements are met.

To insert the CP3005 in a system proceed as follows:

- 1. Ensure that no power is applied to the system before proceeding.
- 2. Insert the board into the slot designated until it makes contact with the backplane connectors.
- 3. Using the ejector handle, engage the board with the backplane. When the ejector handle is closed, the board is engaged.

- 4. Fasten the front panel retaining screws.
- 5. Connect all external interfacing cables to the board as required.

#### 12.2.2. Standard Board Removal

Prior to following the steps below, ensure that the safety requirements are met. When removing a board from the system, particular attention must be paid to the components which may be hot, such as heat sink, etc.

To remove the CP3005 from a system proceed as follows:

- 1. Ensure that no power is applied to the system before proceeding.
- 2. Disconnect any interfacing cables that may be connected to the board.
- 3. Unscrew the front panel retaining screws.
- 4. Unlock the ejector handle.
- 5. Disengage the board from the backplane by pressing the handle as required and remove the board from the system.

# 12.3. Installation of CP3005 Peripheral Devices

The CP3005 is designed to accommodate various peripheral devices, such as USB devices, SATA devices, a M.2 card, etc. The following figures show the placement of modules and peripheral devices on the CP3005.

#### Figure 29: 4HP CP3005 with mSATA Flash Module



Figure 30: HP CP3005 with MMEXT05 Module



Figure 31: CP3005 8HP with MMEXT-XMC02 Module



# 12.3.1. Installation of External SATA Devices

The following information pertains to external SATA devices which may be connected to the CP3005 via normal cabling.

Some symptoms of incorrectly installed SATA devices are:

- Device on a SATA channel does not spin up: check power cables and cabling. May also result from a bad power supply or SATA device. The SATA connector on the CP3005 provides only a data connection. The power for this device must be supplied by a separate connector. For further information, refer to the respective documentation of the device.
- SATA device fail message at boot-up: may be a bad cable or lack of power going to the drive.

# 12.3.2. 2.5" HDD/SSD Installation

One 2.5" SATA HDD/SSD may be connected to the CP3005. The HDD/SSD may be connected to the 8HP CP3005 board version equipped with an MMEXT05 extension module via the SATA connector J6 located on the extension module. Please refer to

Figure 30: HP CP3005 with MMEXT05 Module for the placement of the 2.5" HDD/SSD.

#### 12.3.3. XMC Module Installation

The 8HP CP3005 equipped with the MMEXT-XMC02 module provides an XMC connector, J1, for connection to an XMC module such as the Kontron XMC 401, XMC402, etc.

The XMC module must be installed on the MMEXT-XMC02 prior to installation of the CP3005 with the MMEXT-XMC02 in a system.

Before installing an XMC module on the CP3005 equipped with an MMEXT-XMC02 extension module, ensure that the safety requirements on page 83 are observed.

# **NOTICE** Failure to comply with the instruction below may cause damage to the board or result in improper system operation.

To install an XMC module on the CP3005 equipped with an MMEXT-XMC02 extension module, refer to the figures shown below and proceed as follows:

#### Figure 32: Screws Securing the Front Panel and the MMEXT-XMC02 to the CP3005



Figure 33: Screws Securing the XMC Module to the MMEXT-XMC02 Extension Module



Figure 34: CP3005 Board with MMEXT-XMC02 Extension Module and XMC Module



Figure 35: CP3005 with Front Panel, MMEXT-XMC02 Extension Module and XMC Module



1. Ensure that no power is applied to the CP3005 and disconnect any interfacing cables that may be connected to the board before proceeding.

#### NOTICE

Even though power may be removed from the system, the CP3005 front panel cables and, when installed, the RIO transition module front panel cables may have power applied which comes from an external source. In addition, these cables may be connected to devices that can be damaged by electrostatic discharging or short-circuiting of pins. It is the responsibility of the system designer or integrator to ensure that appropriate measures are taken to preclude damage to the system or injury to personnel which may arise from the handling of these cables (connecting or disconnecting). Kontron disclaims all liability for damages or injuries resulting from failure to comply with the above.

Remove the front panel by unscrewing the following screws that are retaining the front panel to the CP3005 board.

- 2. Search for the location of the above-mentioned screws.
- (a) and (b) near the VGA connector on the front panel
- (c) and (d) near the XMC slot on the front panel
- (e) and (f) on the board's solder side near the front panel

Remove the MMEXT-XMC02 from the CP3005 by unscrewing the (g), (h), (i) and (j) screws.

Turn the XMC module component-side down, align its XMC connector with the MMEXT05's XMC connector, J1, and gently press down. Secure the XMC module to the MMEXT-XMC02 by inserting the four screws (k), (l), (m), and (n) supplied with the XMC module through the MMEXT05-XMC02's mounting holes into the XMC module's standoffs and tightening them. Search for the location of the above-mentioned mounting holes.

- 3. Align the board-to-board connectors, J5 and J6, on the MMEXT-XMC02 with the board-to-board connectors, J8 and J14, on the CP3005 and gently press down.
- 4. Secure the MMEXT-XMC02 equipped with the XMC module to the CP3005 by inserting the screws (g), (h), (i) and (j) removed in step 3 into the respective mounting holes and tightening them.
- 5. Remove the XMC slot cover plate from the XMC bezel cutout of the CP3005 front panel, if mounted.
- 6. Attach the front panel to the board assembly and secure it with the screws (a), (b), (c), (d), (e), and (f) removed in step 2. If the XMC module is provided with a rubber seal at the bezel, ensure that the rubber seal is properly seated between the bezel and the front panel cutout when attaching the front panel.

The 8HP CP3005 equipped with the MMEXT-XMC02 extension module and an XMC module is now ready for operation. For the operation of the XMC module, refer to appropriate documentation provided with the XMC module.

# 12.3.4. SATA M.2 Card Installation

A SATA Flash module may be connected to the CP3005 via the onboard connector, J12. This optionally available module must be physically installed on the CP3005 prior to installation of the CP3005 in a system. During installation it is necessary to ensure that the SATA Flash module is properly seated.

The following failures may occur:

- SATA device fail message at boot-up: may be a bad cable or lack of power going to the drive
- SATA device fail message at boot-up on Rear I/O module, caused by forced speed to 6.0 Gb/s (see Chapter 9.5.6 "SATA Interfaces")

The CP3005 provides a M.2 card socket on the board to install SSD cards.

#### NOTICE

The CP3005 does not support removal and reinsertion of the M.2 storage card while the board is in a powered-up state. Connecting the M.2 card while the power is on, which is known as "hot plugging", may damage your system.

# 12.3.4.1. Preparation of M.2 Mounting

Before the mounting procedure of the M.2 card you have to unmounts the battery device. After unbolting of two screws the M.2 connector is ready to mount the card

Figure 36: Battery Module (1) with washer (2)



Figure 37: Battery Module with two screws (3) and two washers (2)



# 12.3.4.2. Removing a M.2 Card

To remove a M.2 card:

- 1. Power off the board, and then detach the power cord from the power supply.
- 2. Remove the CP card.
- 3. Remove the screw and washer securing the M.2 card and M.2 holder.
- 4. The M.2 card pops up. Grasp it by the edges and slide it out.

#### Figure 38: Removing a M.2 Card



## 12.3.4.3. Installing a M.2 Card

To install a M.2 card:

- 1. Align the connector on the M.2 with the connector on the board. Make sure the slits are aligned with the protrusions on the connector.
- 2. Insert the M.2 card into the connector on the server board.
- 3. Install the washer.
- 4. Secure the M.2 card holder with the screw.

Figure 39: Installing a M.2 Card



#### 12.3.5. Rear I/O Device Installation

The CP-RIO3-04 4HP/8HP and CP-RIO3-04S rear transition modules does not support hot swapping. Therefore, the system must have power removed to install or remove the CP-RIO3-04 4HP/8HP and CP-RIO3-04S rear transition modules. Before extracting the CP-RIO3-04 4HP/8HP and CP-RIO3-04S rear transition modules, ensure that all connected cables are disconnected. For physical installation of rear I/O devices, refer to the documentation provided with the device itself.

#### NOTICE

VGA and Ethernet can be used either on the front panel or on the rear I/O. The COM interface can be used either on the MMEXT05 extension module or on the rear I/O. It is not possible to use any of the above-mentioned interfaces on the front or the MMEXT05 extension and on the rear I/O simultaneously. On the MMEXT05 there is a third Ethernet port, which is working all time.

#### 12.4. Battery Replacement

The CP3005 RTC may be backed up using a single 3.0 V coin cell lithium battery from one of two possible points of installation:

- ▶ via MMBAT02 module on the CP3005, connected with a cable
- on the MMEXT05 extension module

Only one battery may be installed at a time. Refer to Table 1: CP3005 Main Specifications for battery requirements. The battery should be replaced only with an identical or equivalent type recommended by the manufacturer.

#### NOTICE

The battery is mounted either on a battery module (MMBAT02) on the CP3005 board or on the MMEXT05 extension module – but never on both devices.

# 13/ uEFI BIOS

# 13.1. Starting the uEFI BIOS

The CP3005 is provided with a Kontron-customized, pre-installed and configured version of Aptio®V (referred to as uEFI BIOS in this manual), AMI's BIOS firmware based on the Unified Extensible Firmware Interface (uEFI) specification and the Intel® Platform Innovation Framework for EFI. This uEFI BIOS provides a variety of new and enhanced functions specifically tailored to the hardware features of the CP3005.

The uEFI BIOS comes with a Setup program which provides quick and easy access to the individual function settings for control or modification of the uEFI BIOS configuration. The Setup program allows the accessing of various menus which provide functions or access to sub-menus with more specific functions of their own.

To start the uEFI BIOS Setup program, follow the steps below:

- 1. Power on the board.
- 2. Wait until the first characters appear on the screen (POST messages or splash screen).
- 3. Press the <DEL> key.
- 4. If the uEFI BIOS is password-protected, a request for password will appear. Enter either the User Password or the Supervisor Password (see Security menu), press <RETURN>, and proceed with step 5.
- 5. A Setup menu will appear.

The CP3005 uEFI BIOS Setup program uses a hot key-based navigation system. A hot key legend bar is located on the bottom of the Setup screens. The following table provides information concerning the usage of these hot keys.

Hot Key	Description
→ <b>←</b>	The Left and Right <arrow> keys are used to select a major Setup screen. For example: Main Screen, Advanced Screen, Chipset Screen, etc.</arrow>
↑↓	The Up and Down <arrow> keys are used to select a Setup function or a sub-screen.</arrow>
+/-	The Plus and Minus <arrow> keys are used to change the field value of a particular Setup function, for example, system date and time.</arrow>
<f1></f1>	The <f1> key is used to invoke the General Help window.</f1>
<f2></f2>	The <f2> key is used to restore the previous values.</f2>
<f3></f3>	The <f3> key is used to load the defaults for the Setup and the kboardconfig uEFI Shell command.</f3>
<f4></f4>	The <f4> key is used to save the current settings and exit the uEFI BIOS Setup.</f4>
<k></k>	The <k> key is used to scroll the help area upwards.</k>
<m></m>	The <m> key is used to scroll the help area downwards.</m>
<esc></esc>	The <esc> key is used to exit a menu or the uEFI BIOS Setup. Pressing the <esc> key in a sub-menu causes the next higher menu level to be displayed. When the <esc> key is pressed in a major Setup menu, a pop-up window will appear asking the user if he wants to exit the uEFI BIOS Setup menu without saving.</esc></esc></esc>
<enter></enter>	The <enter> key is used to execute a command or select a menu.</enter>

#### Table 56: Navigation

#### 13.2. Setup Menus

The Setup utility features four menus listed in the selection bar at the top of the screen:

- Main
- Advanced
- Chipset
- Security
- Boot
- Save & Exit

The Setup menus are selected via the left and right arrow keys. The currently active menu and the currently active uEFI BIOS Setup item are highlighted in white.

Each Setup menu provides two main frames. The left frame displays all available functions. Functions that can be configured are displayed in blue. Functions displayed in gray provide information about the status or the operational configuration. The right frame displays an Item-Specific Help window providing an explanation of the respective function.

#### 13.2.1. Main Setup Menu

#### Figure 40: Main Setup

Aptio Setup Main Advanced Chipset	Utility – Copyright (C) 2019 American Security Boot Save & Exit	Megatrends, Inc.
BIOS Information BIOS Vendor Core Version Compliancy Project Version Build Date and Time Access Level	American Megatrends 5.13 UEFI 2.7; PI 1.6 B4801 R011 x64 12/16/2019 14:37:15 Administrator	Choose the system default language
Memory Information Total Memory	8192 MB	
System Language	[English]	
System Date System Time	[Wed 07/08/2020] [07:58:25]	<pre>++: Select Screen f1: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save &amp; Exit ESC: Exit</pre>
Version 2	.20.1275. Copyright (C) 2019 American	Megatrends, Inc.

NOTICE

The manual describes the disabled expert mode.

Upon entering the uEFI BIOS Setup program, the Main Setup menu is displayed. This screen lists the Main Setup menu sub-screens and provides basic system information as well as functions for setting the system time and date.

#### Table 57: Main Setup Menu Sub-Screens and Functions

Sub-Screen	Function	Description
BIOS Information	Project Version, Build Date and Time, etc.	Read-only field, displays information about the system BIOS. Information about the running uEFI BIOS is reflected in the display-only function "Project Version".
Memory Information	Total Memory	Read-only field, displays information about the memory.
System Language	[English]	Selects the system language. Currently, only English is supported
System Date	<wd dd="" mm="" yyyy=""></wd>	Changes the system date, select the system date using the Up and Down <arrow> keys. Enter the new values through the keyboard or press +/- to increment/decrement values. Use "Tab" to switch between date elements.</arrow>
System Time	<hh:mm:ss></hh:mm:ss>	The time is in 24-hour format. For example, 5:30 A.M. appears as 05:30:00, and 5:30 P.M. as 17:30:00. Change the system time, select the system time using the Up and Down <arrow> keys. Enter the new values through the keyboard or press +/- to increment/decrement values. Use "Tab" to switch between time elements.</arrow>

#### 13.2.2. Advanced Setup Menu

The Advanced Setup menu provides sub-screens and functions for advanced configuration.

NOTICE

Setting items on this screen to incorrect values may cause the system to malfunction.

#### Figure 41: Advanced Setup



Table 58: Advanced Setup Menu Sub-Screens and Functions

Sub-Screen	Function	Description
CPU Configuration	Active Processor Cores	<b>All</b> , 1, 2, 3
Trusted Computing	Security Device Support	[Enabled/Disabled]
	SHA-1 PCR Bank	[Enabled/Disabled]
	SHA-256 PCR Bank	[Enabled/Disabled]
	Pending Operation	[None]
	Platform Hierarchy	[Enabled/Disabled]
	Storage Hierarchy	[Enabled/Disabled]
	Endorsement Hierarchy	[Enabled/Disabled]
	TPM2.0 UEFI Spec Version	[TCG_2]
	Physical Presence Spec Version	[1.3]
	TPM 20 Interface Type	[CRB]
	Device Select	[Auto]
ACPI Settings	Enable ACPI Auto Configuration	[Enabled/ <b>Disabled]</b>
	Enable Hibernation	[ <b>Enabled</b> /Disabled]
	Lock Legacy Resources	[Enabled/ <b>Disabled]</b>
	S3 Video Repost	[Enabled/ <b>Disabled]</b>
Smart Settings	Smart Self Test	[Enabled/ <b>Disabled]</b>
	COM0 Console Redirection	[Enabled/ <b>Disabled]</b>
Serial Port Console	COM1 Console Redirection	[Enabled/ <b>Disabled]</b>
Redirection	Legacy Console Redirection Settings	Redirection COM Port [ <b>COM0</b> ] Resolution [ <b>80x24</b> ] Redirection after Post [ <b>Always Enable</b> ]
	Console Redirection	[Enabled/ <b>Disabled]</b>

Sub-Screen	Function	Description			
AMI Graphic Output	Output Select	[EDP1]			
Protocol Policy	Brightness Setting	255			
	BIST Enable	[Enabled/ <b>Disabled]</b>	[Enabled/ <b>Disabled]</b>		
	Legacy USB Support	[ <b>Enabled</b> /Disabled <b>]</b>			
	XHCI Hand-off	[Enabled/Disabled]			
USB Configuration	USB Mass Storage Driver Support	[ <b>Enabled</b> /Disabled]	[Enabled/Disabled]		
	USB transfer timeout	[20 sec]			
	Device reset time-out	[20 sec]			
	Device powerup delay	[Auto]			
CSM Configuration	CSM Support	[Enabled/ <b>Disabled]</b>			
Board UART	Serial Port 1	Serial Port [ <b>Enabled</b> /Disabled	<b>]</b>		
Configuration	Configuration	Change Settings [ <b>Auto</b> ]			
	Serial Port 2	Serial Port [ <b>Enabled</b> /Disabled	[]		
	Configuration	Change Settings [ <b>Auto</b> ]			
	Expert Mode	[Enabled/Disabled]			
	Enable automatic update	[Enabled/ <b>Disabled</b> ]			
	Shell Timeout config	[5 sec]			
	Com A	[Extension]			
Board Configuration and I/O Routing	VGA Port Configuration	[Front]			
	Eth A	[Front]			
	Eth B	[Front]			
	USB I/O	[ <b>Enabled</b> /Disabled]			
	USB Front	[ <b>Enabled</b> /Disabled]			
Network Stack Configuration	Network Stack	[Enabled/ <b>Disabled]</b>			
Intel I219 Gigabit	NIC Configuration	Link Speed	Auto Negotiated		
Network Connection		Wake on LAN	Enabled		
	Blink LEDs	0			

# 13.2.3. Chipset Menu

#### Figure 42: Chipset Menu

Aptio Setup Utility – Copyright (C) 2019 American Main Advanced <mark>Chipset</mark> Security Boot Save & Exit	Megatrends, Inc.
<ul> <li>▶ System Agent (SA) Configuration</li> <li>▶ PCH-IO Configuration</li> </ul>	System Agent (SA) Parameters
	<pre>++: Select Screen fl: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save &amp; Exit ESC: Exit</pre>
Version 2.20.1275. Copyright (C) 2019 American Ma	egatrends, Inc.

Table 59: Chipset Menu Functions

Sub-Screen	Function	Description
System Agent (SA) Configuration	Memory Configuration	Maximum Memory Frequency [ <b>Auto</b> ]
	Graphics Configuration	Graphics Turbo IMON Current [ <b>31</b> ]
		SkipScanning of External Gfx Card [Enabled/ <b>Disabled</b> ]
		Primary Display [ <b>Auto</b> ]
		Select PCIE Card [ <b>Auto</b> ]
		External Gfx Card Primary Display Configuration
		Internal Graphics [ <b>Auto</b> ]
		GTT Size [ <b>8 MB</b> ]
		Aperture Size [ <b>256 MB</b> ]
		PSMI Support [Enabled/ <b>Disabled</b> ]
		DVMT Pre-Allocated [ <b>32M</b> ]
		DVMT Total Gfx Mem [ <b>256M</b> ]
		Intel Graphics Pei Display Peim [Enabled/ <b>Disabled</b> ]
		VDD Enable [ <b>Enabled</b> /Disabled]
		PM Support [ <b>Enabled</b> /Disabled]
		PAVP Enable [ <b>Enabled</b> /Disabled]
		Cdynmax Clamping Enable [ <b>Enabled</b> /Disabled]
		Cd Clock Frequency [ <b>675 MHz</b> ]
		Skip CD Clock Init in S3 resume [Enabled/ <b>Disabled</b> ]
		IUER Button Enable [Enabled/ <b>Disabled</b> ]

Sub-Screen	Function	Description
		Intel Ultrabook Support
		IUERSlate Enable[Enabled/ <b>Disabled</b> ]
		IUER Dock Enable[Enabled/ <b>Disabled</b> ]]
	PEG Port Configuration.	Enable Root Port ( <b>Auto</b> )
	Port 0:1:0	Max Link Speed [ <b>Auto</b> ]
		PEGO Slot Power Limit Value 75
		PEG0 Slot Power Limit Scale [ <b>1.0x</b> ]
		PEG0 Physical Slot Number 1
	PEG Port 0:1:1	Enable Root Port [ <b>Auto</b> ]
		Max Link Speed [ <b>Auto</b> ]
		PEG1 Slot Power Limit Value 75
		PEG1 Slot Power Limit Scale [1.0x]
		PEG1 Physical Slot Number 2
	PEG Port 0:1:2	Enable Boot Port [ <b>Auto</b> ]
		Max Link Speed [Auto]
		PEG2 Slot Power Limit Value 75
		PEG2Slot Power Limit Scale [1.0x]
		PEG2 Physical Slot Number 3
	PEG Port 0:6:0	Enable Boot Port [Auto]
		Max Link Speed [Auto]
		PEG3 Slot Power Limit Value 75
		PEG3 Slot Power Limit Scale [1.0x]
		PEG3 Physical Slot Number 4
	PEG Port Feature Configuration	Detect Non-Compliance Device [Enabled/ <b>Disabled</b> ]
	Program PCIe ASPM after OpROM	[Enabled/ <b>Disabled</b> ]
	Program Static Phase1 Eq	[ <b>Fnahled</b> /Disabled]
	Gen3 Root Port Preset	[Lane 0 Lane 15: 7]
	value for each lane	
	Gen3 Endpoint Preset value	[Lane 0 Lane 15: 7]
	Gen3 Endpoint Hint value	
	for each lane	[Lane U Lane IS: 2]
	Gen3 RxCTLE Control	Bundle0 Bundle7: 0, PEG11 PEG13 [Enabled/ <b>Disabled</b> ], DMI [Enabled/ <b>Disabled</b> ]
		[Enabled/ <b>Disabled</b> ]
	Always Attempt SW EQ	
	Number of Presets to test	[Auto]
	Allow PERST# GPIO Usage	[ <b>Enabled</b> /Disabled]
	SW EQEnable VOC	[Auto]
	Jitter Dwell Time	3000

Sub-Screen	Function	Description	
	Jitter Error Target VOC Dwell Time VOC Error Target	2 10000 2	
	Generate BDAT PEG Margin Data PCIe Rx CEM Test Mode PCI Spread Spectrum Clocking	[Enabled/ <b>Disabled</b> ] [Enabled/ <b>Disabled</b> ] [ <b>Enabled</b> /Disabled]	
PCH-IO	SATA and RST	SATA Controller	[ <b>Enabled</b> /Disabled]
Configuration	Configuration	SATA Mode Selection	[AHCI]
		SATA Controller Speed	[Auto]
		Software Feature Mask	HDD Unlock [ <b>Enabled</b> ] LED Locate [ <b>Enabled</b> ]
		Port 4	[Enabled]
		Spin Up Device	[Disabled]
		SATA Device Type	[Solid State Drive]
	USB Configuration	xDCI Support	[Disabled]
		USB PHY Sus Well Power Gating	[Enabled]
		USB2.0 Port1 Front Panel (lower)	[Enabled]
		USB2.0 Port8 WIBU	[Enabled]
		USB2.0 Port9 Front Panel (upper)	[Enabled]
	Security Configuration	RTC Memory Clock	[Disabled]
		BIOS Lock	[Disabled]
		Force Unlock on all GPIO Pads	[Disabled]
	HD Audio Configuration	HD Audio	[Disabled]
	PCH LAN Controller LAN Wake From DeepSx Wake on LAN Enable SLP_LAN# Low on DC Power State after G3	[Enabled/Disabled] [Enabled/Disabled] [Enabled/Disabled] [Enabled/Disabled] [S0 State]	
		L	

# 13.2.4. Security Setup Menu

The Security Setup menu provides information about the passwords and functions for specifying the security settings. The passwords are case-sensitive. The CP3005 provides no factory-set passwords.

#### Figure 43: Security Setup

Aptio Setup Utility – Main Advanced Chipset <mark>Security</mark>	<b>Copyright (C) 2019 American</b> Boot Save & Exit	Megatrends, Inc.
Password Description If ONLY the Administrator's password then this only limits access to Setu only asked for when entering Setup.	l is set, µp and is	Set Administrator Password
If ONLY the User's password is set, is a power on password and must be e boot or enter Setup. In Setup the Us have Administrator rights. The password length must be in the following range:	then this entered to ser will	
Minimum length	3	
Maximum length Administrator Password User Password	20	<pre>++: Select Screen f↓: Select Item Enter: Select +/-: Change Opt. F1: General Help</pre>
▶ Secure Boot		F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit
Version 2.20.1275. D	opyright (C) 2019 American M	Megatrends, Inc.

#### Table 60: Security Setup Menu Functions

Function	Description	
Password Description	Read-only field.	
Administrator Password	Sets, changes or clears the Administrator Password. To set a password, enter it twice and acknowledge by pressing Return.	
User Password	Sets, changes or clears the User Password. To set a password, enter it twice and acknowledge by pressing Return.	
Secure Boot	Secure Boot	[Disabled]
	Secure Boote Mode	[Custom]
	Restore Factory Keys	
	Key Management	Factory Key Provision [ <b>Disabled</b> ]
		Restore Factory Keys
		Enroll EFI Image
		Restore DB Defaults
		Platform Keys
		Key Exchange Keys
		Forbidden Signatures
		Authorized Timestamps
		OS Recovery Signature

# NOTICE

If there is already a password installed, the system asks for this first. To clear a password, simply enter nothing and acknowledge by pressing <RETURN>. To set a password, enter it twice and acknowledge by pressing <RETURN>.

#### Table 61: Modes of Security

Setting	Description
No password is set	Booting the system as well as entering the Setup is unsecured.
Only Administrator password is set	Booting the system is unsecured. For entering the Setup, the Administrator password is required.
Only User password is set	The password is required for booting the system as well as for entering the Setup menu. On every startup, the user will be asked for the password.
Both User and Administrator passwords are set	Either the User or the Administrator password is required for booting the system as well as for entering the Setup menu. If the User password is entered here, limited access to the Setup is granted. Entering the Administrator password provides full access to all Setup entries.

#### 13.2.5. Remember the Password

It is highly recommended to keep a record of all passwords in a safe place. Forgotten passwords may lead to being completely locked out of the system.

If the system cannot be booted because neither the User Password nor the Administrator Password are known, refer to the section 13.2.5, for information about clearing the uEFI BIOS settings, or contact Kontron for further assistance.

NOTICE

The HDD User Password cannot be cleared using the above method.

# 13.2.6. Boot Setup Menu

The Boot Setup menu provides sub-screens and functions for boot configuration and shows the boot device priority order.

#### Figure 44: Boot Setup

Aptio Setup Utility – Main Advanced Chipset Security	Copyright (C) 2019 American Boot Save & Exit	Megatrends, Inc.
Boot Configuration Setup Prompt Timeout Bootup NumLock State Quiet Boot Fast Boot	1 [Off] [Enabled] [Disabled]	Number of seconds to wait for setup activation key. 65535(0xFFFF) means indefinite waiting.
Boot mode select Boot option filter	[UEFI] [UEFI only]	
EIXED BOOT ORDER Priorities		
Boot Option #1	[UEFI Hard Disk]	
Boot Option #2	[UEFI NVME]	
Boot Option #3	[UEFI AP:UEFI:	
	Built-in EFI Shell]	↔: Select Screen
Boot Option #4	[UEFI CD/DVD]	<b>1↓:</b> Select Item
Boot Option #5	[UEFI SD]	Enter: Select
Boot Option #6	[UEFI USB Hard Disk]	+/-: Change Opt.
Boot Option #7	[UEFI USB CD/DVD]	F1: General Help
Boot Uption #8	[UEFI USB Key]	F2: Previous Values
Boot Option #10	[UEFI USB Floppy]	F3: Optimized Defaults
Boot Option #11	[UEFI USB Lan]	F4: Save & Exit
	[OEFI NELWORK]	ESU: EXIT
• UEFI Application Boot Priorities		
Version 2.20.1275. Co	pyright (C) 2019 American ⊾	legatrends. Inc.

Table 62: Boot Setup Menu Sub-Screens and Functions

Sub-Screen	Function	Description
Boot Configuration	Setup Prompt Timeout	1
	Bootup NumLockState	[Off]
U	Quiet Boot	[Enabled/Disabled]
	Fast Boot	[Enabled/ <b>Disabled</b> ]
	Boot Mode Select	[UEFI]
Boot Option	Boot option #111	[UEFI: Hard Disk]
UEFI Application Boot Priorities	Boot option #1	[UEFI: Built-in EFI Shell]

# 13.2.7. Save & Exit Setup Menu

The Save & Exit Setup menu provides functions for handling changes made to the uEFI BIOS settings and the exiting of the Setup program.

NOTICE

The Setup will ask for confirmation prior to executing the commands.

#### Figure 45: Save & Exit Setup

Aptio Setup Utilit Main Advanced Chipset Securi	y – Copyright (C) 2019 American y Boot Save & Exit	Megatrends, Inc.
Save Options Save Changes and Exit Discard Changes and Exit		Exit system setup after saving the changes.
Save Changes and Reset Discard Changes and Reset		
Save Changes Discard Changes		
Default Options Restore Defaults Save as User Defaults		
Restore User Defaults		++: Select Screen ↑↓: Select Item
Boot Override		Enter: Select
UEFI: Built-in EFI Shell		+/-: Change Opt.
		F2: Previous Values
		F3: Optimized Defaults
		F4: Save & Exit
		ESC: EXIC
Version 2.20.1275.	Copyright (C) 2019 American Me	gatrends, Inc.

#### Table 63: Save & Exit Setup Menu Sub-Screens and Functions

Sub-Screen	Function	Description
	Save Changes and Exit	Equal to F4. Saves all changes made within the Setup to flash, then exits the uEFI BIOS Setup, and finally resets the system automatically. This function continues the boot process as long as no option was altered that requires a reboot.
Save & Exit	Discard Changes and Exit	Discards all changes made within the Setup, then exits the uEFI BIOS Setup. This function continues the boot process.
	Save Changes and Reset	Saves all changes made within the Setup to flash and resets the system.
	Discard Changes and Reset	Discards all changes made within the Setup and resets the system.
Save Options	Save Changes	Saves all changes made within the Setup to flash but does not reset system. This function returns to Setup.
	Discard Changes	Discards all changes made within the Setup but does not reset system. This function returns to Setup.

Sub-Screen	Function	Description
	Restore Defaults	Equal to F3. Restores/Loads the factory default values for all setup options.
	Save as User Defaults	Saves all current settings as user default. The current setup state can later be restored using Restore User Defaults.
	Restore User Defaults	Restores all tokens to settings previously stored by Save as User Defaults.
Boot Override	UEFI: Built-in EFI Shell	This group of functions includes a list of tokens, each of them corresponding to one device within the boot order. Select a drive to immediately boot that device regardless of the current boot order. If booting to EFI Shell this way, an exit from the shell returns to Setup.

#### 13.3. The uEFI Shell

The Kontron uEFI BIOS features a built-in and enhanced version of the uEFI Shell. For a detailed description of the available standard shell scripting refer to the EFI Shell User's Guide. For a detailed description of the available standard shell commands, refer to the EFI Shell Command Manual. Both documents can be downloaded from the EFI and Framework Open Source Community homepage (http://sourceforge.net/projects/efi-shell/files/documents/).

Please note that not all shell commands described in the EFI Shell Command Manual are provided by the Kontron uEFI BIOS.

#### 13.3.1. Introduction, Basic Operation

The uEFI Shell forms an entry into the uEFI boot order and is the first boot option by default.

## 13.3.1.1. Entering the uEFI Shell

To enter the uEFI Shell, follow the steps below:

```
1. Power on the board.
```

```
2. Press the ESC key within 5 seconds after a message such as the one below appears:
UEFI Interactive Shell v2.0
EDK II
UEFI v2.40 (American Megatrends, 0x0005000A)
Mapping table
blk0 :Removable HardDisk - Alias hd33b0b0b fs0
Acpi (PNP0A03,0) /Pci (1D|7) /Usb (1, 0) /Usb (1, 0) /HD (Part1, Sig17731773)
...
Press the ESC key within 5 seconds to skip startup.nsh, and any other key to continue.
```

```
The output produced by the device mapping table can vary depending on the board's configuration.
If the ESC key is pressed before the 5-second timeout has elapsed, the shell prompt is shown:
Shell>
```

## 13.3.1.2. Exiting the uEFI Shell

To exit the uEFI Shell, follow one of the steps below:

- 1. Invoke the exit uEFI Shell command to select the boot device in the boot menu for the OS to boot from.
- 2. Reset the board using the reset uEFI Shell command.

# 13.3.1.3. Kontron-Specific uEFI Shell Commands

The Kontron uEFI implementation provides the following additional commands related to the specific HW features of the Kontron system.

Command	Description
kboardconfig	Configures non-volatile board settings, such as: ComA GbeA GbeB Vga ExpertMode ShellTimeOut Note: The parameters of the kboardconfig command are not case-sensitive.
kselectflash	This command is used to determine the current active boot flash. It allows also temporary switching of the boot flash during uEFI BIOS update. If ME is not set to recovery mode (Re-Flash enable) Firmware may malfunction if SPI bank is switched during operation.
kboardinfo	Shows a summary of board-specific data and displays/checks various parameters such as the current uEFI BIOS revision, etc.
kboot	Boots a legacy OS Not to be used for uEFI BootLoaders! If the requested device is not present, boot returns to shell. This command cannot boot native uEFI-aware operating systems. But since these are bootable from shell by calling their bootloader, this is not necessary either. If a requested device is present but not bootable, uEFI continues to boot with the next bootable device in the boot order.
kbootnsh	Manages the flash-stored startup script If the shell is launched by the boot process, it executes a shell script stored in the flash. If the shell script terminates, the shell will continue the boot process. However, the shell script can also contain any other boot command.
kjtag	Programs an onboard device via the JTAG interface
knvram	Manages the NVRAM to restore the system's default settings, Since all uEFI settings are stored inside the NVRAM, the default settings are loaded after invoking this command.
kpassword	Controls uEFI Setup and Shell passwords, This command is used to determine the status of both passwords (set or not set) and to set or clear the uEFI Shell and Setup passwords. Both user and superuser (Supervisor) passwords can be controlled with this command. Call without options to get current password status. Entering an empty password clears the password.
kmkramdisk	Creates and manages RAMdisks, This command is used to perform file operations when no real filesystem is connected to the system.
kreset	Controls the board's reset behavior, This command controls if the board shall react on a CompactPCI backplane reset if it is used in a peripheral slot. It has no effect if the board is installed in the CompactPCI system slot. The parameter of this command is volatile and set to off at the next start.
kwatchdog	Configures the Kontron onboard Watchdog, This command is used to enable the Kontron onboard Watchdog with reset target before OS boot. This can be used to detect if the OS fails to boot and react by reset.

#### Table 64: Kontron-Specific uEFI Shell Commands
#### NOTICE

The uEFI Shell commands are not case-sensitive. Each uEFI Shell command is provided with a detailed online help that can be invoked by entering "<cmd> <space> <-?>" in the command line. To display the uEFI Shell command list, enter <help> or <?> in the command line.

### 13.4. uEFI Shell Scripting

### 13.4.1. Startup Scripting

If the ESC key is not pressed and the timeout is run out, the uEFI Shell tries to execute some startup scripts automatically. It searches for scripts and executes them in the following order:

- 1. Kontron flash-stored startup script
- 2. If there is no Kontron flash-stored startup script present, the uEFI-specified **startup.nsh** script is used. This script must be located on the root of any of the attached FAT formatted disk drive.
- 3. If none of the startup scripts is present or the startup script terminates, the default boot order is continued.

### 13.4.2. Create a Startup Script

Startup scripts can be created using the uEFI Shell built-in editor edit or under any OS with a plain text editor of your choice. To create a startup shell script, simply save the script on the root of any FAT-formatted drive attached to the system. To copy the startup script to the flash use the **kbootscript** uEFI Shell command.

In case there is no mass storage device attached, the startup script can be generated in a RAM disk and stored in the SPI boot flash using the **kmkramdisk** uEFI Shell command.

### 13.4.3. Examples of Startup Scripts

### 13.4.3.1. Automatic Booting from USB Flash Drive

Automatic booting is made from a USB flash drive, if present, otherwise the boot is made from the harddrive.

```
kboot -t usb-harddrive
kboot -t harddrive
```

If neither a USB flash drive nor a harddrive is present, the boot order is continued.

### 13.4.3.2. Execute Shell Script on Other Harddrive

This example (**startup.nsh**) executes the shell script named bootme.nsh located in the root of the first detected disc drive (**fs0**).

fs0: bootme.nsh

### 13.4.3.3. Enable Watchdog and Control PXE Boot

The uEFI Shell provides environment variables used to control the execution flow.

The following sample start-up script shows two uEFI Shell environment variables, **wdt\_enable** and **pxe\_first**, used to control the boot process and the Watchdog.

```
echo -off
echo "Executing sample startup.nsh..."
if %wdt_enable% == "on" then
```

```
kwdt -t 15
echo "Watchdog enabled"
endif
if %pxe_first% == "on" then
echo "forced booting from network"
kboot -t network
endif
```

To create uEFI Shell environment variables, use the **set** uEFI Shell command as shown below:

```
Shell> set wdt_enable on
Shell> set pxe_first on
Shell> set
    pxe_first : on
    wdt_enable : on
Shell> reset
```

### 13.4.3.4. Handling the Startup Script in the SPI Boot Flash

In case there is no mass storage device attached, the startup script can be generated in a RAM disk and stored in the SPI boot flash using the following instructions:

- 1. Press <ESC> during power-up to log into the uEFI Shell.
- Create a RAM disk and set the proper working directory as shown below: Shell> kmkramdisk -s 3 myramdisk Shell> myramdisk:
- 3. Enter the sample start-up script mentioned above in this section using the **edit** uEFI Shell command. myramdisk:¥> edit boot.nsh
- Save the start-up script to the SPI boot flash using the kbootnsh uEFI Shell command. myramdisk:¥> kbootnsh -p boot.nsh
- 5. Reset the board to execute the newly installed script using the reset uEFI Shell command. myramdisk:¥> reset
- 6. If a script is already installed, it can be edited using the following kbootnsh uEFI Shell commands. myramdisk:¥> kbootnsh -g boot.nsh myramdisk:¥> edit boot.nsh

### 13.5. Updating the uEFI BIOS

The CP3005 has two SPI boot flashes programmed with the uEFI BIOS, a standard SPI boot flash and a recovery SPI boot flash. The basic idea behind that is to always have at least one working uEFI BIOS flash available regardless if there have been any flashing errors or not.

### 13.5.1. Updating Procedure

For the BIOS update the customer should follow the instructions in the Readme.txt BIOS package.

### 13.5.2. uEFI BIOS Recovery

In case of the standard SPI boot flash being corrupted and therefore the board not starting up, the board can be booted from the recovery SPI boot flash if the DIP switch SW1, switch 2 is set to ON.

#### NOTICE

The uEFI BIOS code and settings are stored in the SPI boot flashes. Changes made to the uEFI BIOS settings are available only in the currently selected SPI boot flash. Thus, switching over to the other SPI boot flash may result in operation with different uEFI BIOS code and settings.

## 13.5.3. Determining the Active Flash

Sometimes it may be necessary to check which flash is active. On the AMI Aptio-based uEFI BIOS, the information is available using the kboardinfo uEFI Shell command.

# 14/ Technical Support

For technical support contact our Support Department:

- E-mail: support@kontron.com
- Phone: +49-821-4086-888

Make sure you have the following information available when you call:

- Product ID Number (PN),
- Serial Number (SN)



The serial number can be found on the Type Label, located on the product's rear side.

Be ready to explain the nature of your problem to the service technician.

### 14.1. Warranty

Due to their limited service life, parts that by their nature are subject to a particularly high degree of wear (wearing parts) are excluded from the warranty beyond that provided by law. This applies to the CMOS battery, for example.



If there is a protection label on your product, then the warranty is lost if the product is opened.

### 14.2. Returning Defective Merchandise

All equipment returned to Kontron must have a Return of Material Authorization (RMA) number assigned exclusively by Kontron. Kontron cannot be held responsible for any loss or damage caused to the equipment received without an RMA number. The buyer accepts responsibility for all freight charges for the return of goods to Kontron's designated facility. Kontron will pay the return freight charges back to the buyer's location in the event that the equipment is repaired or replaced within the stipulated warranty period. Follow these steps before returning any product to Kontron.

1. Visit the RMA Information website:

http://www.kontron.com/support-and-services/support/rma-information

Download the RMA Request sheet for **Kontron Europe GmbH** and fill out the form. Take care to include a short detailed description of the observed problem or failure and to include the product identification Information (Name of product, Product number and Serial number). If a delivery includes more than one product, fill out the above information in the RMA Request form for each product.

2. Send the completed RMA-Request form to the fax or email address given below at Kontron Europe GmbH. Kontron will provide an RMA-Number.

Kontron Europe GmbH RMA Support Phone: +49 (0) 821 4086-0 Fax: +49 (0) 821 4086 111 Email: service@kontron.com

3. The goods for repair must be packed properly for shipping, considering shock and ESD protection.



Goods returned to Kontron Europe GmbH in non-proper packaging will be considered as customer caused faults and cannot be accepted as warranty repairs.

4. Include the RMA-Number with the shipping paperwork and send the product to the delivery address provided in the RMA form or received from Kontron RMA Support.

# Appendix A: List of Acronyms

### List of Acronyms

API	Application Programming Interface
вмс	Base Management Controller
CLI	Command-Line Interface
сом	Computer-on-Module
ECC	Error Checking and Correction
FRU	Field Replaceable Unit
GPU	Graphics Processing Unit
HD/HDD	Hard Disk /Drive
НРМ	PICMG Hardware Platform Management specification family
IOL	IPMI-Over-LAN
ЮТ	Internet of Things
IPMI	Intelligent Platform Management Interface
KCS	Keyboard Controller Style
KVM	Keyboard Video Mouse
MEI	Management Engine Interface
NCSI	Network Communications Services Interface
PCIe	PCI-Express
PECI	Platform Environment Control Interface
PICMG®	PCI Industrial Computer Manufacturers Group
RTC	Real Time Clock
SEL	System Event Log
ShMC	Shelf Management Controller
SMBus	System Management Bus
SMWI	System Monitor Web Interface
SOL	Serial Over LAN
SSH	Secure Shell
ТРМ	Trusted Platform Module
UEFI	Unified Extensible Firmware Interface
VLP	Very Low Profile



### About Kontron – Member of the S&T Group

Kontron is a global leader in IoT/Embedded Computing Technology (ECT). As a part of technology group S&T, Kontron offers a combined portfolio of secure hardware, middleware and services for Internet of Things (IoT) and Industry 4.0 applications. With its standard products and tailor-made solutions based on highly reliable state-of-the-art embedded technologies, Kontron provides secure and innovative applications for a variety of industries. As a result, customers benefit from accelerated time-to-market, reduced total cost of ownership, product longevity and the best fully integrated applications overall.

For more information, please visit: http://www.kontron.com/

### **GLOBAL HEADQUARTERS**

V

#### Kontron Europe GmbH

Gutenbergstraße 2 85737 Ismaning Germany Tel.: + 49 821 4086-0 Fax: + 49 821 4086-111 info@kontron.com