



Errata



Manual: 24701

Manual Index: 04

Table of Contents:

1.	<i>Reference: Page 4 - 4, Chapter 4.1.2.....</i>	<i>1 - 3</i>
2.	<i>Reference: Page 4 - 7, Chapter 4.2, Text.....</i>	<i>1 - 4</i>



This page has been intentionally left blank.





1. Reference: Page 4 - 4, Chapter 4.1.2

The referenced information is revised as follows.

The section:

4.1.2 Resistor Settings for Non-standard Socket Devices

The default pinouts of sockets 1 and 2 are designed for use with standard DIL Flashes and M-Systems DiskOnChip. However, in order to accommodate the various possible devices it is necessary to install resistors as jumpers to configure the board for proper operation.

Table 4-2: Resistor Settings for Socket 1

USED SOCKET DEVICE	R289	R351	R358	R352	R287	R353	R359
<i>Flash/DiskOnChip</i>	<i>Open</i>	<i>Open</i>	<i>Open</i>	<i>Set</i>	<i>Set</i>	<i>Open</i>	<i>Set</i>
NVSRAM	Open	Open	Set	Open	Set	Set	Open
4 Mbit EPROM	Set	Set	Open	Open	Open	Open	Set

The default setting is indicated by using italic bold.



Note ...

All resistors are 0 ohm.

is changed to read:

4.1.2 Resistor Settings for Non-standard Socket Devices

The default pinouts of sockets 1 and 2 are designed for use with standard DIL Flashes, M-Systems DiskOnChip (obsolete), and IDE NANDrive™ DIP modules from Kontron. However, in order to accommodate the various possible devices it is necessary to install resistors as jumpers to configure the board for proper operation.

Table 4-2: Resistor Settings for Socket 1

USED SOCKET DEVICE	R289	R351	R358	R352	R287	R353	R359
<i>Flash/DiskOnChip (obsolete)/ IDE NANDrive DIP module</i>	<i>Open</i>	<i>Open</i>	<i>Open</i>	<i>Set</i>	<i>Set</i>	<i>Open</i>	<i>Set</i>
NVSRAM	Open	Open	Set	Open	Set	Set	Open
4 Mbit EPROM	Set	Set	Open	Open	Open	Open	Set

The default setting is indicated by using italic bold.



Note ...

All resistors are 0 ohm.



2. Reference: Page 4 - 7, Chapter 4.2, Text

The referenced information is revised as follows.

The text:



Note...

Write access to the upper area addresses is only possible using byte-wide write commands.

is changed to read:



Note...

- Write access to the upper area addresses is only possible using byte-wide write commands.
- When the memory expansion socket is used for NVSRAM, byte 0xFFF0 0000 (J1 installed) or byte 0xFFF8 0000 (J1 removed) is reserved for the output of post codes to the CP620-Post. Data should not be stored at either of these locations.