

Related Products	littleMOSTER2, LM2P/P (LEU2)	
	coolMONSTER, CMP/P (LEU2)	
	coolMONSTER/S, CMP/S (LEU3)	
Subject	I ² C bus on Pentium Slot-CPUs	
Document Name I2CLEU2_3_E510.doc		
Usage	Common	

1. **REVISION HISTORY**

Date	Document Name	Subjects added, changed, deleted	Changed by
20-Dec-02	I2CLEU2_3_E510.DOC	Initial release of Application Note	H. Bruhn



2. TABLE OF CONTENTS

1.	REVISION HISTORY	1
2.	TABLE OF CONTENTS	2
3.	GENERAL INFORMATION ABOUT I ² C BUS	3
3.1.	Introduction to I2C Bus	3
3.2.	I ² C Bus on Kontron Embedded Modules GmbH Boards	4
4.	ACCESS TO I2C BUS ON PENTIUM SLOT CPU BOARDS	5
4.1.	Schematics	5
4.2.	Used I2C bus addresses	5
4.3.	Programming information	5
4.3.1.	Driving the I ² C bus lines	6
4.3.2.	PCI configuration port information	7



3. GENERAL INFORMATION ABOUT I²C BUS

3.1. Introduction to I2C Bus

The Inter-IC bus (I^2C) is a two-wired serial bus and provides a sort of small area network between the circuits of one system and between different systems. Any device with built-in I^2C bus interface can be connected to the system by simply clipping it to the I^2C bus. It consists of two bi-directional lines for serial data (I2DAT) and serial clock (I2CLK). Every device connected can be master or slave, so there is no central master. A device addressed as a slave during one data transfer could possibly be the master for the next data transfer. Devices are also free to transmit or receive data during a transfer. The inherent synchronization process in connection with the wired AND technique allows fast devices to communicate with slower ones.

For each data bit transferred one clock pulse has to be generated. The data on the I2DAT line must be stable during the high period of the clock. The data lines state can only change when the I2CLK line is low. Data transfer is entered by a start condition and ended by a stop condition. A high to low transition of the I2DAT line, while the I2CLK is high, signals the start condition and a low to high transition, while I2CLK is high, indicates the stop-condition. Data transfer follows the format below:



After the start condition (S) the slave address byte is sent. This byte consists of seven address bits (A1-A7) and one direction bit (R/W) with low level indicating a transmission (WRITE) and high level indicating a request for data (READ).

After the addressing of a slave device the master's next clock pulse is used for acknowledgement (Ac). During this acknowledge pulse the I2DAT line has to be pulled down to low by the receiving device. A data transfer is always terminated by a stop condition (E) generated by the master. However, if the master wants to communicate with another device on the bus it generates another start condition to address another slave without the necessity of first generating a stop condition.

This was only a short summary concerning the l^2C bus. For detailed information (e.g. timing problems, characteristics of devices) refer to l^2C bus specifications, data books and specialized textbooks.



3.2. I²C Bus on Kontron Embedded Modules GmbH Boards

The l^2C bus interface on **Kontron Embedded Modules GmbH** boards has to be implemented by the customer via software, which drives the two lines I2DAT and I2CLK, following the l^2C bus specifications. The basic hardware to design the software interface is standard on the devices mentioned in this application note.

Note: This kind of interface does not support external masters.

On different **Kontron Embedded Modules GmbH** boards the two I^2C bus lines are not offered on identical connectors. They are also not driven the same way. Refer to your manual if you're not sure you're using the right connector or pins for your I^2C application.

The following schematics show the bus interface and the onboard devices connected to the ^{2}C bus on the special **Kontron** board the application note is related to. Therefore the information herein cannot be used for other products of **Kontron**.



4. ACCESS TO I2C BUS ON PENTIUM SLOT CPU BOARDS

4.1. Schematics



4.2. Used I2C bus addresses

Device address of EEPROM	:	1010 000xb
Device address of PIC16620	:	1011 000xb
Reserved address	:	0101 100xb

<u>Attention:</u> These devices are for BIOS-access only; reading from or writing to them may cause data corruption and system failure.

4.3. Programming information

The I²C Bus signals on these Pentium Slot CPU boards are controlled by two General Purpose I/Os of the PMU (power management unit PMU M7101) device in the south bridge M1543C (ISA bridge). See source code example below how to enable PMU.

If the I/Os are set to be inputs, I2CLK and I2DAT are high because of the pull ups. To drive I2CLK and I2DAT low one must set GP6/7 to output and set the respective bit in a register of the PMU to 0. The programming example below shows exactly how the I²C Bus signals can be controlled.

	ISA bridge (PMU device M7101)		
	Bus	Device	Function
coolMONSTER , coolMONSTER/S littleMONSTER2	00h	07h	00h

[©] Kontron Embedded Modules GmbH



4.3.1. Driving the I²C bus lines

These routines are used to drive the I2C bus lines SCL (clock) and SDA (data):

CONFIG_ADI	DR		EQU	0CF8h	;	configuration address register
CONFIG_DAT	ΓA		EQU	0CFCh	;	configuration data register
CONFIG_ADI	DR_PMU		EQU	8000385Ch	;	PCI config cycle to bus 00h, device 02h,
_	—		~		;	function 00h, register index 5Ch (make visible/
					;	hide PMU register - bit2 in reg 5Fh)
CONFIG ADI	OR SET		EOU	8000387Ch	;	PCI config cycle to bus 00h, device 02h, function 00h.
00111 20_121			-20	000000000	;	register index 7Ch (PMU respectively ISA Bridge)
TOCTA MAG	зĸ		FOII	00404000b		set GPIO6 to output and high (SCL)
T2CODAT MAG	SK		FOII	00808000b	;	set GPIO7 to output and high (SDA)
T2CDAT_NA	л. Г		FOII	015b	,	See Grio, co oucput and migh (BBA)
IZCORI_DI	L		пõo	01111		
;			Ма	ake PMU regis	ter visi	ible
	0.011		ות תתר	/ T T		make DML device visible
	eax, C	ONFIG_AL	JDR_PI	40		make PMU device visible
Cal.	L PCI_R		000h		,	returns contain of config_DATA in EBA
and	ebx, N	101 04000	000011		,	Set bit 2 in register SFN to 0 ($0 = PMO$ enabled)
~~ 1 *						wite back CONFIG DATA
cal.	L PCI_R	regwrite			<i>i</i>	wille back CONFIG_DATA
(ae.	Lay 150	ius)			,	give isous delay
;						
T2CLK low	: m	lov eax.	CONFI	G ADDR SET		
100000_100		all PCT	ReaRe	ad	;	returns contain of CONFIG DATA in EBX
	0	rebr I		MAGK	;	set GPIO6 to output and low
	0	all DCT	Pagilly	ite	,	set Grioo to output and iow
-	C	all PCI_	_Kegwi	ILE		
TOCLK high	۰. m		CONFI	ידידף פרותג מ		
12CUK_IIIgi	1• II	all DCT	PogPe	-G_ADDIC_SEI		returns contain of CONFIG DATA in FRY
	0	all PCI_	NOT	OCTV MACV		act CDIO6 to input (bigh)
	a		DeerWa	ZCCLK_MASK	,	set GP106 to Input (Ingil)
	C	all PCI_	Regwi	ille		
	• …		CONFI	ידיםים פרותג ים:		
IZDAI_IOW	•	DUV Eax,	PogPc	G_ADDR_SEI		returns contain of CONFIC DATA in FRY
	0	all PCI_		au r Macr		set CDIO7 to output and low
	0	DI EDX, I	Doguin	i_MASK	,	set GP107 to output and low
	C	all PCI_	_Regwi	ILE		
T2DAT bid	۰. m		CONFI	ידידף פרותג מ		
12DA1_IIIgI	1• II	UV Eax,	DevDe			antenna sentain of CONFIG DATA in FDV
	C	all PCI_	Regre		,	returns contain of CONFIG_DATA in EBX
	a	ina ebx,	NOT	ZCDAT_MASK	,	set GP107 to input (nign)
	C	all PCI_	Regwi	rite		
			CONTRA			
keaa_12DA	L• M	ov eax,	CONF'I	.G_ADDR_SET		and the second sec
	C	all PCI_	Regre	ad	;	returns contain of CONFIG_DATA in EBX
	a	nd ebx,	NOI.	2CDAT_MASK	;	set GP107 to input
	C	all PCI_	RegWr	rite		
	C	all PCI_	RegRe	ad	;	read I2DAT
	S	hr ebx,	I2CD#	AT_BIT	;	I2DAT is now BL[0]
;	; Hide PMU register					
mov	eax, C	CONFIG_AD	DDR_PI	IU	;	hide PMU device
cal	l PCI_R	legRead			;	returns contain of CONFIG_DATA in EBX
or e	ebx, 04	1000000h			;	set bit 2 in register 5Fh to 1 $(1 = PMU disabled)$
cal	L PCI_R	RegWrite			;	write back CONFIG_DATA
(delay 150us)					;	give 1500s delay
;						



4.3.2. PCI configuration port information

The programming of this GPIO requires low-level access to the internal registers of the on chip PCI PMU device (M7101) respectively ISA bridge device (M1543C). *PCI configuration cycles mechanism #1* via port CF8h (CONFIG_ADDRESS) and CFCh (CONFIG_DATA), are required to modify the internal PMU registers. See literature for more information on PCI configuration cycles.

• Accessing a PCI function's configuration port is a four step process:

- Write the target bus number, physical device number, function number and doubleword number to the configuration address port (CF8h). This must be a 32 bit (doubleWord) access!
- Perform an I/O read from the configuration data port (CFCh)
- Modify the respective bits of the configuration data port (CFCh)
- Perform an I/O write to the configuration data port (CFCh)

• Configuration Address Register at CF8h



Bit [1:0] - are reserved and must be zero (because of doubleword register index access)

(J
y the target doubleword within the target function's configuration space
- identify the target function number within the target physical PCI device
 identify the target physical PCI device number
- identify the target PCI bus number
- are reserved and must be zero
- enable CONFIG_DATA
= 0, CONFIG_DATA register not active
= 1, CONFIG_DATA register active

See literature for more information on PCI configuration cycles.

• Register Index (PMU device respectively ISA bridge)

Index 7Dh Direction Control of GPIO[6;7] Bit6; Bit7: Direction Control of GPIO[6;7] is a General purpose input pin Index 7Eh Bit6; Bit7: Data Output to GPIO[6;7] when is set as General purpose output pin Index 7Fh Data Input from GPIO[6;7] when is set as General purpose input pin



Example: read the CONFIG_DATA register

```
_____
; ----
                                     _____
; Name:
          PCI_RegRead - read CONFIG_DATA register (32bit)
        EAX - PCI configuration cycle
EBX - data for CONFIG_DATA register
; Entry:
; Exit:
; Modified: EBX
                        _____
           ____
;-----
PCI_RegRead PROC NEAR PUBLIC
          push dx
           mov dx, CONFIG_ADDR
                                            ; configuration address register
           out dx, eax
                                             ; write CONFIG_ADDRESS port
           jcxz $+2
           mov ebx, eax
                                            ; save EAX to EBX
           mov dx, CONFIG_DATA
                                             ; configuration data register
                                             ; read CONFIG_DATA port
           in eax, dx
           jcxz $+2
                                             ; EBX now holds CONFIG_DATA dword
           xchg eax, ebx
           pop dx
     ret
PCI_RegRead ENDP
```

Example: write the CONFIG_DATA register

;					
; Name: ; Entry: ;	PCI_RegWrite - write CONFIG_DATA register (32bit) EAX - PCI configuration cycle EBX - data for CONFIG_DATA register				
; Exit: ; Modified:	none EBX, DX				
;					
PCI_RegWrit	e PROC NEAR PUBLIC push dx				
	mov dx, CONFIG_ADDR	; configuration address register			
	out dx, eax icxz \$+2	; write CONFIG_ADDRESS port			
	xchg eax, ebx	; exchange EAX and EBX			
	mov dx, CONFIG_DATA	; configuration data register			
	out dx, eax jcxz \$+2	; write EAX to CONFIG_DATA port			
	xchg eax, ebx pop dx	; exchange EAX and EBX			
ret					
PCI_RegWrit	e ENDP				

NOTE: If one wants to write board independent software, it is good programming practice to search the ISA bridge device instead of using fix devices. The vendor and device ID of the ISA bridge are: 10B9h/1533h

NOTE: DO NOT MODIFY ANY OTHER BIT AND REGISTER AS DESCRIBED HERE! THIS COULD LEAD TO INCORRECT SYSTEM BEHAVIOUR.